Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2003-06-24
2009-02-10
Kindred, Alford W (Department: 2181)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C708S508000, C708S509000
Reexamination Certificate
active
07490221
ABSTRACT:
The technology described provides a technique for synchronization between pipelines in a data processing apparatus. The data processing apparatus comprises a main processor operable to execute a sequence of instructions, the main processor comprising a first pipeline having a first plurality of pipeline stages, and a coprocessor operable to execute coprocessor instructions in said sequence of instructions. The coprocessor comprises a second pipeline having a second plurality of pipeline stages, and each coprocessor instruction is arranged to be routed through both the first pipeline and the second pipeline. Furthermore, at least one synchronizing queue is provided coupling a predetermined pipeline stage in one of the pipelines with a partner pipeline stage in the other of the pipelines, the predetermined pipeline stage being operable to cause a token to be placed in the synchronizing queue when processing a coprocessor instruction, and the partner pipeline stage being operable to process that coprocessor instruction upon receipt of the token from the synchronizing queue. By this approach, the first and second pipelines are synchronized between the predetermined pipeline stage and the partner pipeline stage, and hence ensures that the pipelines are correctly synchronized for crucial transfers of information without requiring that strict synchronization at all stages is necessary.
REFERENCES:
patent: 5197140 (1993-03-01), Balmer
patent: 5241635 (1993-08-01), Papadopoulos et al.
patent: 5430850 (1995-07-01), Papadopoulos et al.
patent: 5860000 (1999-01-01), Biswas et al.
patent: 6061749 (2000-05-01), Webb et al.
patent: 6112017 (2000-08-01), Wise
patent: 6240508 (2001-05-01), Brown et al.
patent: 6381692 (2002-04-01), Martin et al.
patent: 6477638 (2002-11-01), Gearty et al.
patent: 0 212 499 (1987-03-01), None
Patent Abstracts of Japan vol. 2000, No. 22 (JP 2001-147806) Mar. 2001, “Method for Synchronizing Operation of CPU Pipe Line and FPU Pipe Line and Computer System” Hitachi Ltd.
S. Manoharan, “Trace-Driven Simulation of Decoupled Architectures”Proceedings of the 27thAnnual Hawaii International Conference on System Sciences, Jan. 1994, pp. 271-278.
Translation of Japanese official action, Nov. 6, 2006, in corresponding Japanese Application No. 2004-533589.
Abstract of Japanese Publication No. JP2001147809, Glenn et al., “Method System and Method for Deciding Existence of FPU in Computer System”, May 29, 2001.
Devereux Ian Victor
Evans Martin Robert
ARM Limited
Kindred Alford W
Lee Chun-Kuan
Nixon & Vanderhye P.C.
LandOfFree
Synchronization between pipelines in a data processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronization between pipelines in a data processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization between pipelines in a data processing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4058042