Synchronization and battery saving technique

Details Synchronization and battery saving technique Synchronization and battery saving technique

1994-12-28

1998-09-22

Bocure, Tesfaldet

Pulse or digital communications

Synchronizers

Frequency or phase control using synchronizing signal

34082544, 455 383, 375376, H04L 700

Patent

active

058126171

ABSTRACT:
A synchronization apparatus in a selective call receiver comprised of a digital variable bandwidth phase locked loop with means to simultaneously detect the synchronization code word, means to generate a binary code from a register representative of lock quality, means to increment or decrement the lock quality register, means to sum the lock quality binary code into a phase error register, whereby the polarity of the sum is controlled by a phase comparison of the a local clock with the received data, and whereby the under or over flow of the phase error register determines the direction of a phase adjustment to the local bit clock generator.

REFERENCES:
patent: 4652875 (1987-03-01), Waki
patent: 5077758 (1991-12-01), DeLucia et al.
patent: 5111486 (1992-05-01), Oliboni et al.
patent: 5331292 (1994-07-01), Worden et al.

Affiliated with

Also associated with

Rating

Synchronization and battery saving technique does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronization and battery saving technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization and battery saving technique will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1631002