Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2001-09-21
2008-09-23
Do, Chat C (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C326S095000
Reexamination Certificate
active
07428568
ABSTRACT:
A symmetric differential domino carry generate gate. In an embodiment, the load for the true inputs is equal to the load for the compliment inputs. In another embodiment, the output drive strength for the true output is the same as the output drive strength for the compliment output. In another embodiment, the symmetric differential domino carry generate gate has a first evaluation block of transistors and a second evaluation block of transistors, and the second evaluation block has the same number of transistors connected in a parallel relationship as the first evaluation block and the same number of transistors connected in a serial relationship as the first evaluation block.
REFERENCES:
patent: 4570084 (1986-02-01), Griffin et al.
patent: 4667303 (1987-05-01), Pfennings
patent: 5450340 (1995-09-01), Nicolaidis
patent: 5568069 (1996-10-01), Chow
patent: 5777491 (1998-07-01), Hwang
patent: 5880986 (1999-03-01), Dedhia
patent: 5977789 (1999-11-01), Gayles
patent: 6028454 (2000-02-01), Elmasry et al.
patent: 6208907 (2001-03-01), Durham et al.
patent: 6292818 (2001-09-01), Winters
patent: 6466960 (2002-10-01), Winters
patent: 6571269 (2003-05-01), Krishnamurthy et al.
patent: 6952297 (2005-10-01), Wickman et al.
patent: 5-259893 (1993-10-01), None
Yee et al, “Clock-Delayed Domino for Dynamic Circuit Design”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 8, No. 4, Aug. 2000, pp. 425-430.
Yee et al, “Clock-Delayed Domino for Adder and Combinational Logic Design”, IEEE, 1063-6404/96, pp. 332-337, 1996.
Jung, Perepelitsa, Sobelman, “Time Borrowing in High-Speed Functional Units Using Skew-Tolerant Domino Circuits,” Proceedings, IEEE International Symposium on Circuits and Systems, pp. V-641-V-644, 2000.
Presentation by Carl Sechen Output Prediction Logic: A high Performance CMOS Design Technique dated Mar. 17, 2000.
Taub,Digital Circuits and Microprocessors, pp. 205-212, McGraw-Hill, 1982.
Related U.S. Appl. No. 10/020,447, filed Dec. 18, 2001.
Related U.S. Appl. No. 09/892,565, filed Jun. 28, 2001.
Related U.S. Appl. No. 09/893,868, filed Jun. 29, 2001.
Do Chat C
Intel Corporation
Kenyon & Kenyon LLP
LandOfFree
Symmetric cascaded domino carry generate circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Symmetric cascaded domino carry generate circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Symmetric cascaded domino carry generate circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3991190