Symbolic routing guidance for wire networks in VLSI circuits

Details Symbolic routing guidance for wire networks in VLSI circuits Symbolic routing guidance for wire networks in VLSI circuits

1991-06-28

1996-01-16

Trans, Vincent N.

Boots, shoes, and leggings

364490, G06F 1750

Patent

active

054853966

ABSTRACT:
A floor-plan of component blocks of logical circuits, including the symbolic routing of major connection networks, is produced as part of the process for laying out an integrated circuit on a chip. The floor-plan is produced before performing optimized placement and routing of logical circuits within component blocks of the VLSI circuit. First, the logical circuits are apportioned into component blocks. Then, an initial lay out of the component blocks of the VLSI circuit is performed. The major connection networks are routed between the component blocks so that the major connection networks are connected to connection areas within the component blocks. The initial lay out of component blocks is adjusted as necessary in order to take into account the addition of the major connection networks. Once any needed adjustments are made, routing guidance information is generated as part of the floor plan. The routing guidance information indicates locations and sizes of the major connection networks.

REFERENCES:
patent: 4580228 (1986-04-01), Noto
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 4918614 (1990-04-01), Modarres et al.
patent: 4964057 (1990-10-01), Yabe
patent: 5065355 (1991-11-01), Hayase
patent: 5144563 (1992-09-01), Date et al.
patent: 5187668 (1993-02-01), Okuda et al.
patent: 5187864 (1993-02-01), Brasen et al.
patent: 5191542 (1993-03-01), Murofushi
patent: 5208759 (1993-05-01), Wong
patent: 5359538 (1994-10-01), Hui et al.
B. W. Kernighan and S. Lin; An Efficient Heuristic Procedure for Partitioning Graphs, Bell System Technical Journal; 49(2):291-307; Feb. 1970.
H. Cho, G. Hachtel, M. Nach, and L. Setiono; Beat NP: A tool for Partitioning Boolean Networks; Proceedings of the ICCAD, pp. 10-13; Nov. 1988.
Andrew S. Moulton, Laying the Power and Ground Wires on a VLSI Chip, 20th Design Automation conference, IEEE, 1983, pp. 754-755.
David W. Russell, Hierarchical Routing of Single Layer Metal Trees in Compiled VLSI, ICCAD, IEEE, 1985, pp. 270-272.
"A New Area-Efficient Power Routing Algorithm for VLSI Layout" by Haryama et al., IEEE 1987, pp. 38-41.
"The Scan Line Approach To Power and Ground Routing" by Xiong et al., IEEE 1986, pp. 6-9.
"Single Layer Routing of Power and Ground Networks in Integrated Circuits" by Syed et al., Journal of Digital Systems, vol. VI, No. 1, pp. 53-63, 1987.
"Computation of Power Supply Nets in VLSI Layout" by Rothermel et al., IEEE 18th Design Automation Conference, 1981, pp. 37-42.
"A Block Interconnection Algorithm for Hierarchical Layout System" by Fukui et al., IEEE Trans. on Computer-Aided Design, vol. CAD-6, No. 3, May 1987, pp. 383-390.
"Automatic Placement-A Review of Current Techniques" by Preas et al., IEEE 23rd Design Automation Cont., 1986, pp. 622-629.
"An Antomatic Routing System for General Cell VLSI Circuits" by Dai et al., IEEE 1985 Custom Integrated Circuits Conf., 1985, pp. 68-71.
"Philo-A VLSI Design System" by Donze et al., IEEE 19th Design Automation Conf., 1982, pp. 163-169.

Affiliated with

Also associated with

Rating

Symbolic routing guidance for wire networks in VLSI circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Symbolic routing guidance for wire networks in VLSI circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Symbolic routing guidance for wire networks in VLSI circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-314490