Symbol decoding system

Details Symbol decoding system Symbol decoding system

1979-05-30

1981-02-24

Cook, Daryl W.

Registers

Coded record sensors

Particular sensor structure

250568, G06K 710

Patent

active

042530180

ABSTRACT:
A symbol decoding system incorporated in a NMOS/LSI chip generates asynchronously binary data in response to the scanning of bars and spaces of the symbol. The binary data may represent each bar or space as a numerical character, a margin or a center band of the symbol. The binary data also includes data identifying the bar or space and if the character generated is valid or invalid. Logic circuits generate a time delay period allowing the binary data to be generated asynchronously during the delay period. At the end of the delay period the binary data is outputted to a utilizing device for selecting the valid data from the data outputted by the decoding system.

REFERENCES:
patent: 3906203 (1975-09-01), Butulis
patent: 4095096 (1978-06-01), Harada et al.
patent: 4125765 (1978-11-01), Cowardin
patent: 4146046 (1979-03-01), Dobras
patent: 4146782 (1979-03-01), Barnich

Affiliated with

Also associated with

Rating

Symbol decoding system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Symbol decoding system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Symbol decoding system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1410954