Switching system and method having low, deterministic latency

Details Switching system and method having low, deterministic latency Switching system and method having low, deterministic latency

2001-02-22

2008-10-14

Orgad, Edan (Department: 2619)

Multiplex communications

Pathfinding or routing

Combined circuit switching and packet switching

C370S465000, C370S466000, C370S395610, C370S395650

Reexamination Certificate

active

07436815

ABSTRACT:
A system and method of switching information in a time division multiplexed (TDM) communications network are described. The TDM time slots correspond to channels of circuit information. A circuit interface receives information from the TDM communication network, extracts circuit data therefrom, and provides the extracted circuit data on an internal bus. It also receives circuit data from an internal bus and transmits the data received from the internal bus on to the TDM communications network. A switching fabric receives packets having a header and a payload in which the header includes information identifying a destination for the packet and in which the fabric transmits a received packet in accordance with the destination identification in the packet header. Adaptation logic, in response to the circuit interface, packs information from multiple circuits into a payload of a packet and schedules the delivery of such a packet to the fabric. The adaptation logic receives packets from the switching fabric; and merges circuit data from multiple packets onto an identified channel.

REFERENCES:
patent: 4896266 (1990-01-01), Klashka et al.
patent: 5509007 (1996-04-01), Takashima et al.
patent: 5513174 (1996-04-01), Punj
patent: 5748629 (1998-05-01), Caldara et al.
patent: 5781533 (1998-07-01), Manning et al.
patent: 5787086 (1998-07-01), McClure et al.
patent: 5790770 (1998-08-01), McClure et al.
patent: 5822540 (1998-10-01), Caldara et al.
patent: 5850395 (1998-12-01), Hauser et al.
patent: 5862137 (1999-01-01), Manning et al.
patent: 5867663 (1999-02-01), McClure et al.
patent: 5870538 (1999-02-01), Manning et al.
patent: 5872769 (1999-02-01), Caldara et al.
patent: 5889956 (1999-03-01), Hauser et al.
patent: 5896511 (1999-04-01), Manning et al.
patent: 5909427 (1999-06-01), Manning et al.
patent: 5917805 (1999-06-01), Manning et al.
patent: 5948067 (1999-09-01), Caldara et al.
patent: 5956342 (1999-09-01), Manning et al.
patent: 5978359 (1999-11-01), Caldara et al.
patent: 5991270 (1999-11-01), Zwan et al.
patent: 6002667 (1999-12-01), Manning et al.
patent: 6076112 (2000-06-01), Hauser et al.
patent: 6088736 (2000-07-01), Manning et al.
patent: 6115748 (2000-09-01), Hauser et al.
patent: 6118754 (2000-09-01), Sako et al.
patent: 6141346 (2000-10-01), Caldara et al.
patent: 6167452 (2000-12-01), Manning et al.
patent: 6195714 (2001-02-01), Li et al.
patent: 6331981 (2001-12-01), Harth et al.
patent: 6519261 (2003-02-01), Brueckheimer et al.
patent: 6628657 (2003-09-01), Manchester et al.
patent: 6631130 (2003-10-01), Roy et al.
patent: 6636515 (2003-10-01), Roy et al.
patent: 6646983 (2003-11-01), Roy et al.
patent: 6665495 (2003-12-01), Miles et al.
patent: 6735170 (2004-05-01), Roberts
patent: 6754206 (2004-06-01), Nattkemper et al.
patent: 6760327 (2004-07-01), Manchester et al.
patent: 6801548 (2004-10-01), Duschatko et al.
patent: 2001/0033572 (2001-10-01), Caldara
patent: 2003/0172189 (2003-09-01), Greenblat
patent: WO 95/17789 (1995-06-01), None
Tsai, Zsehong et al., “Performance Analysis of Two Echo Control Designs in ATM Networks”, IEEE/ACM Transactions on Networking, US, IEEE, Inc. New York ; vol. 2; ISSN: 1063-6692 (1994).
Spanke, Ron A. et al., “ATM Composite Cell Switching for DSO Digital Switches”, Symposium, Advanced Switching Technologies for Universal Telecommunications at the Beginning of the s1st. Century, Berlin, (1995), ISBN: 308007-2093-0.
Badran, Hosein F., “ATM Switch Architectures with Input-Output-Buffering: Effect of Input Traffic Correlation, Contention Resolution Policies, Buffer Allocation Strategies and Delay in Back Pressure Signal”; Computer Networks and ISDN Systems, NL, North Holland Publishing, Amsterdam, v. 26, (1994) ISSN: 0169-7552.

Affiliated with

Also associated with

Rating

Switching system and method having low, deterministic latency does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Switching system and method having low, deterministic latency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Switching system and method having low, deterministic latency will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3988985