Switching arrangement and method with separated output buffers

Details Switching arrangement and method with separated output buffers Switching arrangement and method with separated output buffers

2002-02-25

2010-12-07

Sefcheck, Gregory B (Department: 2477)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S429000

Reexamination Certificate

active

07848341

ABSTRACT:
Discloses a switching arrangement for packets of data, with several input ports and several output ports and which is determined for the transportation of incoming packets to one or more designated of the output ports and from there to a subsequent device. More particularly it relates to a switching arrangement and method wherein for each input port a set of output buffers is arranged, each set comprising an output buffer for each output port.

REFERENCES:
patent: 5224093 (1993-06-01), Denzel et al.
patent: 5455820 (1995-10-01), Yamada
patent: 5546391 (1996-08-01), Hochschild et al.
patent: 5838677 (1998-11-01), Kozaki et al.
patent: 5838922 (1998-11-01), Galand et al.
patent: 5872769 (1999-02-01), Caldara et al.
patent: 6009078 (1999-12-01), Sato
patent: 6046997 (2000-04-01), Fan
patent: 6067298 (2000-05-01), Shinohara
patent: 6473432 (2002-10-01), Nishimura et al.
patent: 6606317 (2003-08-01), Beadle et al.
patent: 6944170 (2005-09-01), Minkenberg
patent: 7085269 (2006-08-01), Sano
patent: 7145873 (2006-12-01), Luijten et al.
patent: 19617816 (1999-09-01), None
patent: 0746252 (1995-02-01), None
patent: 07079252 (1995-03-01), None
patent: 08214008 (1996-08-01), None
patent: 09162879 (1997-06-01), None
patent: 10126419 (1998-05-01), None
patent: 10065678 (1998-06-01), None
patent: 11215140 (1999-06-01), None
patent: PUPA2002-141948 (2002-05-01), None
patent: PUPA2002-208938 (2002-07-01), None
Minkenberg C, et al: ‘A Combined Input And Output Queed Packet—Switched System Based On Prizma Switch-On-A-Chip Technology’ IEEE Communications Magazine, IEEE Service Center, Piscataway, N. J., US, vol. 38, No. 12, Dec. 1, 2000, pp. 70-77, XP001003379 ISSN: 0163-6804.
US5 787 086 A (Caldara Stephen A, et al) Jul. 28, 1998.
Werner Bux, et al., IEEE Communications Magazine p. 70-77, “Technologies and Building Blocks for Fast Packet Forwarding” , Jan. 2001.
W.E. Denzel, et al., Computer Networks and ISDN System, vol. 27, No. 4, p. 611-624 “A Flexible Shared-Buffer Switch for ATM at GB/s Rates”, Dec. 22, 1993.
Ronald P. Luijten, et al., ISCAS 2001, P. IV-274-IV-277, “Shared Memory Switching & Virtual Output Queuing: a Robust and Scalable Switch”, May 6-9, 2001.
Ahmadi, et al, “A High-Performance Switch Fabric for Integrated Circuit and Packet Switching”, IEEE Infocom '88, Mar. 1998, pp. 9-18.

Affiliated with

Also associated with

Rating

Switching arrangement and method with separated output buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Switching arrangement and method with separated output buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Switching arrangement and method with separated output buffers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4175267