Boots – shoes – and leggings
Patent
1991-09-06
1994-04-19
Black, Thomas G.
Boots, shoes, and leggings
364488, 364490, 364578, G06F 1520
Patent
active
053052293
ABSTRACT:
A method for simulating a transistor circuit determines which nodes in the circuit change state in response to events, and then accurately computes the times at which those nodes change states. Using parasitic capacitance and transistor conductance values extracted from the circuit layout, this method and evaluates driving-point resistances and delays in an RC-network representation of the complete circuit.
REFERENCES:
patent: 4815024 (1989-03-01), Lewis
patent: 4817012 (1989-03-01), Cali
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 4835726 (1989-05-01), Lewis
patent: 4907180 (1990-03-01), Smith
patent: 4967367 (1990-10-01), Piednoir
patent: 5095454 (1992-03-01), Huang
patent: 5163016 (1992-11-01), Har'el et al.
D. G. Saab et al., "Delay Modeling and Timing of Bipolar Digital Circuits," 25th ACM/IEEE Design Automation Conference, 1988, pp. 288-293.
E. Cemy et al., "Magnetude Clanes in Switch-level Modeling," IEEE 1988 pp. 284-288.
AAJ de Lange et al., "A System for Hierarchical Constraint Graph Generation and Compaction for Symbolic Layout", IEEE, pp. 319-323.
Dan Adler, "Switch-Level Simulation Using Dynamic Graph Algorithms" IEEE 1991 pp. 346-355.
P. K. Chan et al., "Computing Signal Delay in General RC Networks by Tree/Link Partitioning," 26th ACM/IEEE Design Automation Conference Jun. 1989 pp. 485-489.
D. T. Blaauw et al., "Derivation of Signal Flow for Switch-Level Simulation", IEEE 1990 pp. 301-305.
C. J. Terman, "Timing Simulation of Large Digital MOS Circuits," Advances in Computer-Aided Engineering Design, 1986, vol. 1, pp. 1-92.
P. Agrawal et al., "Automatic Modeling of Switch-Level Networks Using Partial Order," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Jul., 1990, vol. 9, No. 7, pp. 696-708.
J. Rubinstein et al., "Signal Delay in RC Tree Networks," IEEE Transactions on Computer-Aided Design, Jul., 1983, vol. CAD-2, No. 3, pp. 202-210.
Tzu-Mu Lin et al., "Signal Delay in General RC Networks," IEEE Transactions on Computer-Aided Design, Oct., 1984, vol. CAD-3, No. 4, pp. 331-349.
G. Szymanski, "Leadout: A Static Timing Analyzer for MOS Circuits," IEEE International Conference on Computer-Aided Design, 1986, Santa Clara, Calif., pp. 130-133.
W. C. Elmore, "The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers," Journal of Applied Physics, Jan., 1948, vol. 19, No. 1, pp. 55-63.
N. Weste et al., Principles of CMOS VLSI Design, 1985, Addison-Wesley, Reading, Mass., pp. 317-319.
H. W. Jackson, Introduction to Electric Circuits, 1981, Prentice-Hall, Inglewood Cliffs, N.J., pp. 448-450.
R. E. Tarjan, "Depth-first search and linear graph algorithms," SIAM Journal on Computing, 1972, vol. 1, pp. 146-159.
J. E. Hopcroft et al., "Dividing a Graph into Triconnected Components," SIAM Journal on Computing, Sep., 1973, vol. 2, No. 3, pp. 135-158.
R. E. Tarjan, Data Structures and Network Algorithms, Society for Industrial and Applied Mathematics, 1983, Philadelphia, pp. 85-96.
R. E. Bryant, "A Survey of Switch-Level Algorithms," IEEE Design & Test, Aug., 1987, pp. 26-40.
R. E. Bryant, "A Switch-level Model and Simulator for MOS Digital Systems," IEEE Transactions on Computer, Feb., 1984, pp. 160-177.
Bell Communications Research Inc.
Black Thomas G.
Falk James W.
Nguyen Tan Q.
Suchyta Leonard Charles
LandOfFree
Switch-level timing simulation based on two-connected components does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Switch-level timing simulation based on two-connected components, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Switch-level timing simulation based on two-connected components will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-25260