Switch-capacitor loop filter for phase lock loops

Details Switch-capacitor loop filter for phase lock loops Switch-capacitor loop filter for phase lock loops

2006-11-17

2009-12-08

Pascal, Robert (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Particular error voltage control

C327S337000, C327S554000

Reexamination Certificate

active

07629854

ABSTRACT:
A switch-capacitor loop filter is used to generate a control voltage for a voltage-controlled oscillator (VCO) in a phase lock loop (PLL). The switch-capacitor circuit works in a multi-phase manner including at least two non-overlapping phases: a sampling phase and a transfer phase. During the sampling phase, the current representing the phase difference between the reference clock and the feedback clock of the PLL is integrated by a sampling capacitor. During the transfer phase, the charge stored on the sampling capacitor is transferred to a load capacitor. The timing for controlling the switch-capacitor function is derived from the reference clock.

REFERENCES:
patent: 4329599 (1982-05-01), Gregorian et al.
patent: 4344050 (1982-08-01), Callahan
patent: 4375625 (1983-03-01), Lee
patent: 4446438 (1984-05-01), Chang et al.
patent: 4558292 (1985-12-01), Sasaki et al.
patent: 5281866 (1994-01-01), Rundel
patent: 7019571 (2006-03-01), Lim
patent: 7145400 (2006-12-01), Horan
patent: 7327182 (2008-02-01), Dosho
patent: 7459964 (2008-12-01), Dosho
patent: 2006/0226896 (2006-10-01), Dosho
patent: 2007/0205825 (2007-09-01), Dosho
patent: WO 2005/093952 (2005-10-01), None
Bietti, I., et al., “An UMTS ΣΔ Fractional Synthesizer With 200kHz Bandwidth and -128dBc/Hz @ 1MHz Using Spurs Compensation and Linearization Techniques”,IEEE 2003 Custom Integrated Circuits Conference, (2003), 463-466.
Menninger, S. E., et al., “A Fractional-NFrequency Synthesizer Architecture Utilizing a Mismatch Compensated PFD/DAC Structure for Reduced Quantization-Induced Phase Noise”,IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, 50(11), (Nov. 2003), 839-849.
Pamarti, S., et al., “A Wideband 2.4-GHz Delta-Sigma Fractional-NPLL With 1-Mb/s In-Loop Modulation”,IEEE Journal on Solid-State Circuits, 39(1), (Jan. 2004), 49-62.
Bietti, I., et al., “An UMTS Sigma-Delta fractional synthesizer with 200kHz bandwidth and -128dBc/Hz @ 1MHz using spurs compensation and linearization techniques”,IEEE 2003 Custom Integrated Circuits Conference, 0-7803-7842-3/03/$17.00 @ 2003 IEEE (Mar. 2003), 463-466.
Meninger, S., et al., “A Fractional-N Frequency Synthesizer Architecture Utilizing a Mismatch Compensated PFD/DAC Structure for Reduced Quantization-Induced Phase Noise”,IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, vol. 50, No. 11 (Nov. 2003), 839-849.
Pamarti, S., et al., “A Wideband 2.4-GHz Delta-Sigma Fractional-N. PLL With 1-Mb/s In-Look Modulation”,IEEE Journal of Solid-State Circuits, vol. 39, No. 1 (Jan. 2004), 49-62.

Affiliated with

Also associated with

Rating

Switch-capacitor loop filter for phase lock loops does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Switch-capacitor loop filter for phase lock loops, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Switch-capacitor loop filter for phase lock loops will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4146707