Surface mount solder assembly of leadless integrated circuit pac

Metal fusion bonding – Process – Plural joints

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

2282481, 228254, 427191, 4273837, H05K 334

Patent

active

053461185

ABSTRACT:
Described are a process for soldering at least one component having solder bumps to a substrate and a process for forming solder bumps on metal pads of an element, such as an IC package or substrate or both. The bumps are formed by stencil printing solder paste deposits on the metal pads, heating the solder paste deposits to reflow temperature of the solder in the solder paste deposits, and allowing the molten solder in each deposit to coalesce and during subsequent cooling solidify forming the bumps on the metal pads. The bumps are formed by conducting the stencil printing through apertures in an ultra-thick stencil, the apertures having trapezoidal crossection in the plane normal to the broad surfaces of the stencil with the top opening being smaller than the bottom opening and with the walls of the aperture sloping at an angle within a range of from 1 to 45 degrees from the vertical, the solder paste having a low tackiness and high metal loading, and the solder paste deposits covering an area which is equal to or exceeds an area of the metal pad in any ratio between 1.5:1 and 5:1. Bumps formed in this manner lead to the formation of reliable solder joints.

REFERENCES:
patent: 3486223 (1969-12-01), Butera
patent: 4376505 (1983-03-01), Wojcik
patent: 4872261 (1989-10-01), Sanyal et al.
patent: 4878611 (1989-11-01), Lo Vasco et al.
patent: 5046415 (1991-09-01), Oates
patent: 5211764 (1993-05-01), Degani
patent: 5261593 (1993-11-01), Casson et al.
IEEE Transactions on Components, Hybrids, and Manufacturing Technology, "Thermal Deformations Observed in Leadless Ceramic Chip Carriers Surface Mounted to Printed Wiring Boards," by Peter M. Hall, T. Dixon Dudderar and John F. Argyle, vol. CHMT-6, No. 4, Dec. 1983, pp. 544-552.
Microelectronics Package Handbook, Section 5-5, "Thermal Mismatch and Thermal Fatigue," by Van Nostrand Reinhold, 1989 edition, pp. 277-320.
Solder Paste Technology, by Colin C. Johnson and Joseph Kevra, Ph.D., TAB Books Inc., 1989, pp. 41-43.
BGAs Face Production Testing, by Dave Hattas, Advanced Packaging, Summer 1993, pp. 44-46.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Surface mount solder assembly of leadless integrated circuit pac does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Surface mount solder assembly of leadless integrated circuit pac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Surface mount solder assembly of leadless integrated circuit pac will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1114877

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.