Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With provision for cooling the housing or its contents
Reexamination Certificate
2009-06-16
2011-12-20
Parekh, Nitin (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With provision for cooling the housing or its contents
C257S710000, C257S711000, C257S712000, C257SE23183
Reexamination Certificate
active
08080872
ABSTRACT:
A package for use in encapsulating an electronic device is disclosed. In some embodiments, the package includes the following: a dielectric frame having first and second sides, an aperture, a raised shelf portion defined along an internal perimeter of the dielectric frame and extending outwardly from the second side, the raised shelf portion defining a first thickness of the dielectric frame, and a raised sidewall extending outwardly from the second side along an external perimeter of the dielectric frame, the raised sidewall defining a second thickness of the frame, the second thickness being greater than the first thickness; a metallic component bonded to the dielectric frame and extending across the aperture; and a seam weldable, low-profile metallic seal ring bonded to the raised sidewall of the dielectric frame. In some embodiments, the package includes the following: a dielectric frame having first and second sides and an aperture, the dielectric frame having an aperture thickness bordering the aperture; a metallic insert positioned within the aperture, the metallic insert having first and second sides, the metallic insert being sized so as to be movable within the aperture and the metallic insert having an insert thickness that is greater than the aperture thickness of the dielectric frame; a first metallic component bonded to the first side of the metallic insert and extending across the aperture; and a second metallic component bonded to the second side of the metallic insert and extending across the aperture.
REFERENCES:
patent: 4025997 (1977-05-01), Gernitis et al.
patent: 4680618 (1987-07-01), Kuroda et al.
patent: 4827082 (1989-05-01), Horiuchi et al.
patent: 5041395 (1991-08-01), Steffen
patent: 5111277 (1992-05-01), Medeiros, III et al.
patent: 5188985 (1993-02-01), Medeiros, III et al.
patent: 5886407 (1999-03-01), Polese et al.
patent: 6355362 (2002-03-01), Jones et al.
Shinko Electric, “Power Transistor Dielectric Package, LCC-3 Series,” To Be Provided.
HCC Aegis, Inc.
Parekh Nitin
Rosenblatt Gregory S.
Wiggin and Dana LLP
LandOfFree
Surface mount package with high thermal conductivity does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Surface mount package with high thermal conductivity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Surface mount package with high thermal conductivity will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4307478