Fishing – trapping – and vermin destroying
Patent
1993-07-22
1994-05-03
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 35, H01L 21265
Patent
active
053087801
ABSTRACT:
A method of forming an integrated circuit field effect transistor with surface counter-doped lightly doped drain regions is described. A gate silicon oxide layer is formed on the silicon substrate. A layer of polysilicon is deposited over the gate silicon oxide layer and etched to form a gate electrode structure. A first ion implantation is performed at a tilt angle to form lightly doped drain regions in the semiconductor substrate wherein the lightly doped drain regions are partially overlapped by the gate electrode structure. A second ion implantation is performed at a larger tilt angle and lower energy than the first ion implantation wherein the second ion implantation counter-dopes the surface of the lightly doped drain regions to form a very lightly doped drain layer thus making the lightly doped drain regions buried regions. A thin layer of silicon oxide is deposited over the surface of the polysilicon gate electrode structure and is anisotropically etched to form ultra thin spacers on the sidewalls of the polysilicon gate electrode structure. A third ion implantation is performed with no tilt angle to complete formation of the lightly doped drain regions. A glasseous layer is deposited over all surfaces of the substrate and flowed followed by metallization and passivation to complete manufacture of the integrated circuit.
REFERENCES:
patent: 4746624 (1988-05-01), Cham et al.
patent: 4771012 (1988-09-01), Yabu et al.
patent: 4975385 (1990-12-01), Beinglass et al.
patent: 5073514 (1991-12-01), Ito et al.
patent: 5147811 (1992-09-01), Sakagami
patent: 5158901 (1992-10-01), Kosa et al.
patent: 5171700 (1992-12-01), Zamanian
patent: 5217910 (1993-06-01), Shimizu et al.
Wolf and Tauber, "Silicon Processing For The VLSI Era" vol. I, (1986), pp. 292-297.
Wolf and Tauber, "Silicon Processing For The VLSI Era" vol. II, (1990), pp. 348-366.
Chang Chun Y.
Chou Jih W.
Ko Joe
Gurley Lynne A.
Hearn Brian E.
Saile George O.
United Microelectronics Corporation
LandOfFree
Surface counter-doped N-LDD for high hot carrier reliability does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Surface counter-doped N-LDD for high hot carrier reliability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Surface counter-doped N-LDD for high hot carrier reliability will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2114677