Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Current driver
Reexamination Certificate
2007-09-18
2007-09-18
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Current driver
C327S379000
Reexamination Certificate
active
10974177
ABSTRACT:
A multi-stage transistor circuit is provided in which the multiple transistor stages are coupled in parallel and switched individually in sequence by a series arrangement of buffers. Each buffer drives the gate of a corresponding stage of the multi-stage transistor circuit with a gating signal that is delayed by each buffer. Optionally, the voltage of the gating signal can be varied. Each transistor stage may comprise one or more transistors in parallel. A switched capacitor DC/DC converter incorporating the multi-stage transistor circuit is provided in which parasitic ringing at the output is substantially reduced or eliminated. Additionally, the multi-stage transistor circuit is well suited for implementing an adaptive non-overlapping gating signal generator for complementarily driving a series arrangement of multi-stage transistors. An adaptive gating signal generator incorporating the multi-stage transistor circuit provides the minimum dead time between the gating signals that will ensure under all conditions that the multi-stage transistors will not be on at the same time.
REFERENCES:
patent: 4992676 (1991-02-01), Gerosa et al.
patent: 5319252 (1994-06-01), Pierce et al.
patent: 5329175 (1994-07-01), Peterson
patent: 5424653 (1995-06-01), Folmsbee et al.
patent: 5475332 (1995-12-01), Ishimoto
patent: 5483188 (1996-01-01), Frodsham
patent: 5644252 (1997-07-01), Watarai
patent: 5731731 (1998-03-01), Wilcox et al.
patent: 5952863 (1999-09-01), Jones et al.
patent: 6066958 (2000-05-01), Taniguchi et al.
patent: 6069504 (2000-05-01), Keeth
patent: 6184729 (2001-02-01), Pasqualini
patent: 6300806 (2001-10-01), Theus et al.
patent: 6351149 (2002-02-01), Miyabe
patent: 6710617 (2004-03-01), Humphrey
patent: 6731523 (2004-05-01), Jitaru
“Efficiency Improvement In Charge Pump Circuits”, Chi-Chang Wang et al., IEEE Journal of Solid-State Circuits, vol. 32, No. 6, Jun. 1997.
“Optimized Control Of The ‘Flying’-Capacitor Operating Voltage in ‘Gear-Box’—Charge Pumps”, Erich Bayer, Texas Instruments Deutschland GmbH, 85356 Freising, Germany; IEEE 20003.
“A High Efficiency Single-Cell Cascaded Charge Pump Topology”, Erich Bayer et al.;Texas Instruments Deutschland GmbH, 85356 Freising, Germany (IEEE 2001).
“A Low-Ripple Swicthed-Capacitor DC-DC Up Converter For Low-Voltage Applications”; Myung-Whan Choi et al., Electronics & Telecommunications Research Institute et al., IEEE (2000).
“Buck-Boost Switched-Capacitor DC-DC Voltage Regulator Using Delta-Sigma Control Loop”, A.Rao et al., Oregon State University (IEEE 2002).
Burinskiy Alexander
Griesert Nathanael
McIntyre William J.
Parry John Philip
Rao Arun
Chin Davin
Darby & Darby P.C.
National Semiconductor Corporation
Wells Kenneth B.
LandOfFree
Suppression of parasitic ringing at the output of a switched... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Suppression of parasitic ringing at the output of a switched..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Suppression of parasitic ringing at the output of a switched... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3736807