Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2007-03-27
2007-03-27
Hoff, Marc S. (Department: 2857)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
C702S090000, C714S746000, C714S768000
Reexamination Certificate
active
10917724
ABSTRACT:
A method for integrating test modules in a modular test system includes creating component categories for integrating vendor-supplied test modules and creating a calibration and diagnostics (C&D) framework for establishing a standard interface between the vendor-supplied test modules and the modular test system, where the C&D framework comprises interface classes communicating vendor-supplied module integration information. The method further includes receiving a vendor-supplied test module, retrieving module integration information from the vendor-supplied test module in accordance with the component categories, and integrating the vendor-supplied test module into the modular test system based on the module integration information using the C&D framework.
REFERENCES:
patent: 4807161 (1989-02-01), Comfort et al.
patent: 5025205 (1991-06-01), Mydill et al.
patent: 5262716 (1993-11-01), Gregory et al.
patent: 5488573 (1996-01-01), Brown et al.
patent: 5892949 (1999-04-01), Noble
patent: 6028439 (2000-02-01), Arkin et al.
patent: 6195774 (2001-02-01), Jacobson
patent: 6405364 (2002-06-01), Bowman-Amuah
patent: 6427223 (2002-07-01), Kim et al.
patent: 6601018 (2003-07-01), Logan
patent: 6629282 (2003-09-01), Sugamori et al.
patent: 6651204 (2003-11-01), Rajsuman et al.
patent: 2002/0073375 (2002-06-01), Hollander
patent: 2003/0005375 (2003-01-01), Krech et al.
patent: 2003/0217343 (2003-11-01), Rajsuman et al.
patent: 2004/0225459 (2004-11-01), Krishnaswamy et al.
patent: 2005/0022087 (2005-01-01), Pramanick et al.
patent: 2005/0154551 (2005-07-01), Pramanick et al.
patent: 10031536 (2001-01-01), None
patent: WO-2004/072669 (2004-08-01), None
patent: WO-2004/072670 (2004-08-01), None
Chang, E. et al. (1998), “A Scalable Architecture for VLSI Test,”IEEE, Proceedings International Test Conference 1998, Washington, DC. Paper 20.2, pp. 500-506.
Conti, D. R. (2002). “Mission Impossible? Open Architecture ATE,”IEEE, Proceedings International Test Conference 2002, Washington, DC. Panel 5.1, p. 1207.
Evans, A.C. (1999). “Applications of Semiconductor Test Economics, and Multisite Testing to Lower Cost of Test,”IEEE, Proceedings International Test Conference 1999, Washington, DC. Paper 5.2, pp. 113-123.
Mirizzi, D.J. et al. (1993). “Implementation of Parrellelsite Test on an 8-Bit Configurable Microcontroller,”IEEE, Proceedings International Test Conference 1993, Washington, DC. Paper 8.3, pp. 226-235.
Perez, S.M. (2002). “The Consequences of an Open ATE Architecture,”IEEE, Proceedings International Test Conference 2002, Washington, DC. Panel P5.4, p. 1210.
Schoettmer, U. et al. (1995). “Challenging the ‘High Performance—High Cost’ Paradigm in Test,”IEEE, Proceedings International Test Conference 1995, Washington, DC. Paper 37.1, pp. 870-879.
Simpson, W.R. (1995). “Cutting the Cost of Test; the Value-added Way,”IEEE, Proceedings International Test Conference 1995, Washington, DC. Paper 41.2, p. 921.
West, B.G. (2002). “Open ATE Architecture: Key Challenges,”IEEE, Proceedings International Test Conference 2002, Washington, DC. Panel P5.6, p. 1212.
Fan, D. et al. (2003). “Case Study—Using STIL as Test Pattern Language,”NPTest, Inc. LLC, ITC International Test Conference, 32:3, pp. 811-817.
Fan, D. et al. (2003). “Case Study Using STIL as Test Pattern Language,”NPTest, Inc. LLC, ITC International Test Conference, Paper 32:3, pp. 811-817.
International Search Report mailed on Aug. 8, 2005 for PCT Application No. PCT/JP2005/009811 filed on May 23, 2005, 5 pages.
Perez, S.M. et al. (Jul. 16, 2003). “Open Architecture Test System: The New Frontier,”28th IEEE/CPMI/SEMI International Electronics Manufacturing Technology Symposium, San Jose, CA, Jul. 16-18, 2003, pp. 211-214.
Portelli, B. et al. (May 22, 1989). “Demonstration of Avionics Module Exchangeability via Simulation (DAMES) Program Overview,”Proceedings of the IEEE 1989 Natl Aerospace and Elect. Conf.(NAECON 1989), Dayton, OH, vol. 2:660-667.
Rajsuman, R. (Jan. 30, 2004). “An Overview of the Open Architecture Test System,”Proceedings of the 2nd IEEE Intl Workshop on Elect. Design, Test, and Applications(Delta '04), pp. 1-6.
Semiconductor Test Consortium. “ATE Open Architecture Initiative,” (Oct. 8, 2002). located at <http://www.semitest.org/site/News/News—Files/file—news2> last visited on Mar. 8, 2006, 12 pages.
Adachi Toshiaki
Elston Mark
Pramanick Ankan
Advantest America R&D Center, Inc.
Charioui Mohamed
Hoff Marc S.
LandOfFree
Supporting calibration and diagnostics in an open... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Supporting calibration and diagnostics in an open..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Supporting calibration and diagnostics in an open... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3757927