Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package
Reexamination Certificate
2011-04-05
2011-04-05
Potter, Roy K (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
C257S774000, C257SE21590, C257S048000
Reexamination Certificate
active
07919839
ABSTRACT:
A semiconductor structure, such as a wafer-level package or a vertically stacked structure. The wafer-level package includes a substrate wafer on which an integrated circuit is formed. A cover wafer is bonded to the substrate wafer to provide a cavity between the substrate wafer and the cover wafer in which the integrated circuit is hermetically sealed. Vias are formed through the substrate wafer and make electrical contact with signal and ground traces formed on the substrate wafer within the cavity, where the traces are electrically coupled to the integrated circuit. Probe pads are formed on the substrate wafer outside of the cavity and are in electrical contact with the vias. A support post is provided directly beneath the probe pad so that when pressure is applied to the probe pad from the probe for testing purposes, the support post prevents the substrate wafer from flexing and being damaged.
REFERENCES:
patent: 4755910 (1988-07-01), Val
patent: 5056215 (1991-10-01), Blanton
patent: 5757072 (1998-05-01), Gorowitz et al.
patent: 6028437 (2000-02-01), Potter
patent: 6232662 (2001-05-01), Saran
patent: 6625882 (2003-09-01), Saran et al.
patent: 6687989 (2004-02-01), Farnworth et al.
patent: 6777263 (2004-08-01), Gan et al.
patent: 6890828 (2005-05-01), Horak et al.
patent: 6949807 (2005-09-01), Eskridge et al.
patent: 6960836 (2005-11-01), Bachman et al.
patent: 6965168 (2005-11-01), Langhorn
patent: 7067397 (2006-06-01), Chang-Chien et al.
patent: 7067902 (2006-06-01), Hichri et al.
patent: 7132736 (2006-11-01), Bakir et al.
patent: 2004/0012403 (2004-01-01), Richmond, II et al.
patent: 2006/0249857 (2006-11-01), Haba et al.
patent: 2005236277 (2005-09-01), None
Chang-Chien Patty Pei-Ling
Tornquist Hennig Kelly Jill
Miller John A.
Miller IP Group, PLC
Northrop Grumman Systems Corporation
Potter Roy K
LandOfFree
Support structures for on-wafer testing of wafer-level... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Support structures for on-wafer testing of wafer-level..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Support structures for on-wafer testing of wafer-level... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2722834