Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2010-11-02
2011-11-01
Kim, Kenneth (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C711S125000, C712S214000
Reexamination Certificate
active
08051273
ABSTRACT:
Disclosed is a mixed mode parallel processor system in which N number of processing elements PEs, capable of performing SIMD operation, are grouped into M (=N÷S) processing units PUs performing MIMD operation. In MIMD operation, P out of S memories in each PU, which S memories inherently belong to the PEs, where P<S, operate as an instruction cache. The remaining memories operate as data memories or as data cache memories. One out of S sets of general-purpose registers, inherently belonging to the PEs, directly operates as a general register group for the PU. Out of the remaining S−1 sets, T set or a required number of sets, where T<S−1, are used as storage registers that store tags of the instruction cache.
REFERENCES:
patent: 4891787 (1990-01-01), Gifford
patent: 5197140 (1993-03-01), Balmer
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5361367 (1994-11-01), Fijany et al.
patent: 5420809 (1995-05-01), Read et al.
patent: 5475856 (1995-12-01), Kogge
patent: 5535410 (1996-07-01), Watanabe et al.
patent: 5664214 (1997-09-01), Taylor et al.
patent: 5680597 (1997-10-01), Kumar et al.
patent: 5805915 (1998-09-01), Wilkinson et al.
patent: 6766437 (2004-07-01), Coscarella et al.
patent: 7395408 (2008-07-01), Tanaka et al.
patent: 7730280 (2010-06-01), Pechanek et al.
patent: 2004/0133765 (2004-07-01), Tanaka et al.
patent: 2007/0083870 (2007-04-01), Kanakogi
patent: 2010/0174891 (2010-07-01), Nomoto
patent: 59-16071 (1984-01-01), None
patent: 4-291659 (1992-10-01), None
patent: 5-20283 (1993-01-01), None
patent: 6-68053 (1994-03-01), None
patent: 2647315 (1997-05-01), None
patent: 3199205 (2001-06-01), None
patent: 2004-171530 (2004-06-01), None
patent: 1997-8529 (1997-05-01), None
Chinese Official Action dated Dec. 11, 2009 together with Japanese Translation and English Translation.
United States Office Action dated Apr. 19, 2011, received in related U.S. Appl. No. 13/030,952.
Fineberg, S. A. et al. “Experimental analysis of communication/data-conditional aspects of a mixed-mode parallel architecture via synthetic computations”, Proceedings of the Supercomputing Conference New York, Nov. 12-16, 1990; [Proceedings of the Supercomputing Conference], Washington, IEEE Comp. Soc. Press, US, vol. Conf. 3, Nov. 12, 1990, pp. 637-646, XP010019984, DOI: 10.1109/SUPERC.1990.130080, ISBN: 978-0/8186-2056-0.
Extended Supplementary European Search Report dated Jun. 29, 2011 from EP 07792270.6-1243/2056212.
Kim Kenneth
NEC Corporation
Scully , Scott, Murphy & Presser, P.C.
LandOfFree
Supplying instruction stored in local memory configured as... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Supplying instruction stored in local memory configured as..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Supplying instruction stored in local memory configured as... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4282745