Oscillators – Automatic frequency stabilization using a phase or frequency... – Afc with logic elements
Patent
1994-09-23
1995-10-31
Grimm, Siegfried H.
Oscillators
Automatic frequency stabilization using a phase or frequency...
Afc with logic elements
331 8, 331 11, 331 16, 331 17, 331 25, H03L 100
Patent
active
054633524
ABSTRACT:
A phase-locked loop design is provided that can operate at a plurality of dissimilar supply voltages. By adjusting the frequency range of a PLL based on the power supply voltage, the same PLL design can operate at different supply voltages.
REFERENCES:
patent: 5302920 (1994-04-01), Bitting
Ware et al.; A 200-Mhz CMOS Phase-Locked Loop with Dual Phase Detectors; Dec. 1989; pp. 1560-1568, IEEE Journal of Solid-State Circuits, vol. 24, No. 6.
Jeong et al.; Design of PLL-Based Clock Generation Circuits, IEEE Journal of Solid-State Circuits, vol. SC-22, No. 2, Apr. 1987, pp. 255-261.
AT&T Global Information Solutions Company
Bailey Wayne P.
Grimm Siegfried H.
Hyundai Electronics America
LandOfFree
Supply voltage tolerant phase-locked loop circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Supply voltage tolerant phase-locked loop circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Supply voltage tolerant phase-locked loop circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1776170