Supply-regulated phase-locked loop (PLL) and method of using

Details Supply-regulated phase-locked loop (PLL) and method of using Supply-regulated phase-locked loop (PLL) and method of using

2011-07-05

2011-07-05

Chang, Joseph (Department: 2817)

Oscillators

With particular source of power or bias voltage

Regulated

C331S185000, C331S034000, C331S074000

Reexamination Certificate

active

07973612

ABSTRACT:
A supply-regulated Phase-locked loop (PLL) is provided. The PLL comprises a supply-regulating loop, a voltage-controlled oscillator (VCO), and a programmable decoupling capacitor array for the VCO. The capacitance of the VCO decoupling capacitor array is adjustable to be equal to N times CUNIT, where N is the current value of a multiplication factor of a divide-by-N circuit and CUNITis a unit capacitance characterized for a processing technology chosen for fabricating the decoupling capacitor array. When the PLL switches from one frequency band to another, a higher-order pole introduced by the VCO decoupling capacitor tracks the PLL reference frequency, thus improving the PLL operational stability.

REFERENCES:
patent: 5912574 (1999-06-01), Bhagwan
patent: 6313615 (2001-11-01), Fayneh et al.
patent: 6504438 (2003-01-01), Chang et al.
patent: 6928128 (2005-08-01), Sidiropoulos
patent: 7095288 (2006-08-01), Smith
patent: 7372320 (2008-05-01), Pan
patent: 7602260 (2009-10-01), Atesoglu
patent: 2002/0000886 (2002-01-01), Ichihara
patent: 2003/0206066 (2003-11-01), Harwood
patent: 2008/0111646 (2008-05-01), Nair
E. Alon et al., “Replica Compensated Linear Regulators for Supply Regulated Phase Locked Loops,” IEEE J. Solid State Circuits, vol. 41, pp. 413-424, Feb. 2006.
Gang Yan et al., “A Self-Biased PLL with Current-Mode Filter for Clock Generation,” ISSCC Dig. Tech. Papers, pp. 420-421, Feb. 2005.
International Search Report and Written Opinion—PCT/US2010/032456, International Search Authority—European Patent Office—Jul. 27, 2010.
J. G. Maneatis et al., “Low-Jitter Process-Independent PLL and DLL Based on Self-Biased Techniques,” IEEE J. Solid State Circuits, vol. 31, pp. 1723-1732, Nov. 1996.
J. G. Maneatis et al., “Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL,” IEEE J. Solid State Circuits, pp. 1795-1803, Nov. 2003.
S. Sidiropoulos et al, “Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers” 2000 Symposium on VLSI Circuits Dig. Tech. Papers, pp. 124-127, Jun. 2000.
WooYoung Jung et al., “A 1.2mW 0.02mm2 2GHz Current-Controlled PLL Based on a Self-Biased Voltage-to-Current Converter,” ISSCC Dig. Tech. Papers, pp. 310-605, Feb. 2007.

Affiliated with

Also associated with

Rating

Supply-regulated phase-locked loop (PLL) and method of using does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Supply-regulated phase-locked loop (PLL) and method of using, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Supply-regulated phase-locked loop (PLL) and method of using will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2657740