Supply current based testing of CMOS output stages

Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C324S762010

Reexamination Certificate

active

07960982

ABSTRACT:
A CMOS driver test configuration, which allows both leakage current and load current testing, using a single monitor, or current meter, located in a power lead of a tester connected to a power pad servicing the driver circuits. Both leakage testing and load current testing for CMOS drivers is described. The test configuration allows a plurality of driver circuits connected in parallel between power pads to be tested simultaneously. An ESD device, internal to the chip, is used as a load during load current testing in chip testing, and an external load is used during package testing in order to include the bonding means between the chip output pad of the driver and the package I/O pin in the current path during load current testing.

REFERENCES:
patent: 6262585 (2001-07-01), Frodsham et al.
patent: 6593765 (2003-07-01), Ishida et al.
patent: 6636066 (2003-10-01), Shimoda
patent: 6725171 (2004-04-01), Baur et al.
patent: 6774656 (2004-08-01), Baur et al.
patent: 6788095 (2004-09-01), Mark et al.
patent: 6847203 (2005-01-01), Conti et al.
patent: 6982555 (2006-01-01), Yamashita et al.
patent: 7443186 (2008-10-01), Strid et al.
patent: 2002/0079915 (2002-06-01), Baur et al.
patent: 2005/0024075 (2005-02-01), Srivastava
patent: 2006/0232289 (2006-10-01), Plangger et al.
patent: 2006/0248416 (2006-11-01), Furukawa
patent: 2006/0273820 (2006-12-01), Arnold et al.
patent: 2007/0208526 (2007-09-01), Staudt et al.
patent: 0 664 512 (1995-07-01), None
patent: 08368004.1-2216 (2008-07-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Supply current based testing of CMOS output stages does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Supply current based testing of CMOS output stages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Supply current based testing of CMOS output stages will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2647722

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.