Patent
1994-12-21
1997-06-17
Ellis, Richard L.
395380, G06F 9312
Patent
active
056405260
ABSTRACT:
A mechanism which manages variable length instructions in cache is comprised of three cooperating elements designed to optimize self modifying code and anticipate next instructions for branch operand management. A content addressable memory (CAM) stores addresses of lines which have been accessed for instruction fetching. In a system having modifiable instruction stream (i.e., store to instruction stream), when the CAM matches, the system must retire certain instructions, flush instructions and then fetch the modified instruction stream. Boundary identification logic examines a field in each cache byte to determine the nature of the byte. This field is initially cleared at the time the cache line is loaded and filled with the line is fetched. An anticipation buffer designed to minimize the circuitry necessary for fetches across cache lines is loaded with sequentially anticipated prefetched instructions from the cache. These anticipated instructions can then be concatenated by a fetch aligner.
REFERENCES:
patent: 4669043 (1987-05-01), Kaplinsky
patent: 5051885 (1991-09-01), Yates, Jr. et al.,
patent: 5113515 (1992-05-01), Fite et al.
patent: 5210842 (1993-05-01), Sood
patent: 5226130 (1993-07-01), Favor et al.
patent: 5285527 (1994-02-01), Crick et al.
patent: 5363495 (1994-11-01), Fry et al.
patent: 5450605 (1995-09-01), Grochowski et al.
patent: 5500942 (1996-03-01), Eickermeyer et al.
Ciavaglia Stephen J.
Conor Stephen Michael
Kartschoke Paul David
Mahin Stephen William
Moulton, III Lyman Henry
Ellis Richard L.
International Business Machines - Corporation
Murray Susan M.
Patel Gautam R.
LandOfFree
Superscaler instruction pipeline having boundary indentification does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Superscaler instruction pipeline having boundary indentification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superscaler instruction pipeline having boundary indentification will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2164998