Boots – shoes – and leggings
Patent
1994-03-29
1996-03-05
Bowler, Alyssa H.
Boots, shoes, and leggings
395375, 364DIG2, 36493141, 36493155, 36493111, G06F 938
Patent
active
054974992
ABSTRACT:
A register renaming system for out-of-order execution of a set of reduced instruction set computer instructions having addressable source and destination register fields, adapted for use in a computer having an instruction execution unit with a register file accessed by read address ports and for storing instruction operands. A data dependance check circuit is included for determining data dependencies between the instructions. A tag assignment circuit generates one of more tags to specify the location of operands, based on the data dependencies determined by the data dependance check circuit. A set of register file port multiplexers select the tags generated by the tag assignment circuit and pass the tags onto the read address ports of the register file for storing execution results.
REFERENCES:
patent: 4901233 (1990-02-01), Liptag
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5067069 (1991-11-01), Fite et al.
patent: 5109495 (1992-04-01), Fite et al.
patent: 5142633 (1992-08-01), Murray et al.
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5222244 (1993-06-01), Carbine et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5251306 (1993-10-01), Tran
patent: 5261071 (1993-11-01), Lyon
patent: 5345569 (1994-09-01), Tran
patent: 5398330 (1995-03-01), Johnson
Keller, "Lock-Ahead Processors"; Dec. 1975, pp. 177-194.
Dywer, A Multiple, Out-of-Order, Instruction Issuing System For SuperScaler Processors, (All); Aug. 1991.
Lightner et al., "The Metaflow Lightning" Chip Set Mar. 1991 IEEE Lightning Outlined, Microprocessor Report Sep. 1990.
Hwu, Wen--mei, Steve Melvin, Mike Shebanow, Chein Chen, Jia--juin Wei, Yale Patt, "An HPS Implementation of VAX: Initial Design and Analysis", Proceedings of the Nineteenth Annual Hawaii International Conference on System Sciences, pp. 282-291, 1986.
Hwu et al., "Experiments with HPS, a Restricted Data Flow Microarchitecture for High Performance Computers", Compcon 86, 1986.
Hwu, Wen--mei and Yale N. Patt, "HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality", Proceedings of the 18th International Symposium on Computer Architecture, pp. 297-306, Jun. 1986.
Yale N. Patt, Stephen W. Melvin, Wen--Mei Hwu, Michael C. Shebanow, Chein Chen, Jiajuin Wei, "Run-Time Generation of HPS Microinstructions From a VAX Instruction Stream", Proceedings of Micro 19 Workshop, New York, pp. 1-7, Oct. 1986.
Swenson, John A. and Yale N. Patt, "Hierarchical Registers for Scientific Computers", St. Malo '88, University of California at Berkeley, pp. 346-353, 1988.
Butler, Michael and Yale Patt, "An Improved Area-Efficient Register Alias Table for Implementing HPS", University of Michigan, Ann Arbor, Michigan, pp. 1-15, Jan. 1990.
Uvieghara, G. A., W. Hwu, Y. Nakagome, D. K. Jeong, D. Lee, D. A. Hodges, Y. Patt, "An Experimental Single-Chip Data Flow CPU", Symposium on ULSI Circuits Design Digest of Technical Papers, May, 1990.
Melvin, Stephen and Yale Patt, "Exploiting Fine-Grained Parallelism Through a Combination of Hardware and Software Techniques", Proceedings From ISCA-18, pp. 287-296, May, 1990.
Butler, Michael, Tse--Yu Yeh, Yale Patt, Mitch Alsup, Hunter Scales and Michael Shebanow, "Single Instruction Stream Parallelism Is Greater Than Two" Proceedings of ISCA-18, pp. 276-286, May.
Uvieghara, Gregory A., Wen--mei, W. Hwu, Yoshinobu Nakagone, Deog--Kyoon Jeong, David D. Lee, David A. Hodges and Yale Patt, "An Experimental Single-Chip Data Flow CPU", IEEE Journal of Solid-State Circuits, vol. 27, No. 1, pp. 17-28, Jan. 1992.
Gee, Jeff, Stephen W. Melvin, Yale N. Patt, "The Implementation of Prolog via VAX 8600 Microscode", Proceedings of Micro 19, New York City, pp. 1-7, Oct. 1986.
Hwu, Wen--mei Hwu and Yale N. Patt, "Design Choices for the HPSm Microprocessor Chip", Proceedings of the Twentieth Annual Hawaii International Conference on System Sciences, pp. 330-336, 1987.
Wilson, James E., Steve Melvin, Michael Shebanow, Wen--mei Hwu and Yale N. Patt, "On Turning the Microarchitecture of an HPS Implementation of the VAX", Proceedings of Micro 20, pp. 162-167, Dec. 1987.
Hwu, Wen--mei and Yale N. Patt, "HPSm2: A Refined Single-chip Microengine", HICSS '88, pp. 30-40, 1988.
"Critical Issues Regarding HPS, A High Performance Microarchitecture", Yale N. Patt, Stephen W. Melvin, Wen--Mei Hwu and Michael C. Shebanow; The 18th Annual Workshop on Microprogramming, Pacific Grove, California, Dec. 3-6, 1985, IEEE Computer Order No. 653, pp. 109-116.
"HPS, A New Microarchitecture: Rationale and Introduction", Yale N. Patt, Wen--mei Hwu and Michael C. Shebanow; The 18th Annual Workshop on Microprogramming, Pacific Grove, California , Dec. 3-6, 1985; IEEE Computer Society Order No. 653, pp. 103-108.
Peleg et al., "Future Trends in Microprocessors: Out-of-Order Execution, Spec. Branching and Their CISC Performance Potential", Mar. 1991.
Lightner et al., "The Metaflow Architecture", pp. 11-12, 63-68, IEEE Micro Magazine, June. 1991.
John L. Hennessy & David A. Patterson, Computer Architecture A Quantitative Approach, Ch. 6.4, 6.7 and p. 449, 1990.
Smith et al., "Limits on Multiple Instruction Issue", Computer Architecture News, vol. 17, No. 2, Apr. 1989.
Popescu et al., "The Metaflow Architecture", IEEE Micro, vol. 11, No. 3, Jun. 1991.
"Superscaler Microprocessor Design", by Mike Johnson, (Prentice Hall, Englewood Cliffs, New Jersey, 1991; Chapters 2, 6 and 7).
Gibbons et al., "Efficient Instruction Scheduling for a Pipelined Architecture, " Sigplan Notices, vol. 21, No. 2, Jul. 1986, pp. 11-16.
R. D. DeGroot, "Method for Prioritizing Waiting Arithmetic Instructions, " IBM Technical Disclosure Bulletin, vol. 27, 7A, Dec. 1984, pp. 3735-3736.
Garg Sanjiv
Iadonato Kevin R.
Nguyen Le T.
Wang Johannes
Bowler Alyssa H.
Donoghue L.
Seiko Epson Corporation
LandOfFree
Superscalar risc instruction scheduling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Superscalar risc instruction scheduling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superscalar risc instruction scheduling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1418649