Patent
1994-05-16
1996-06-25
Kim, Ken S.
395500, 395800, 395550, G06F 1126
Patent
active
055308040
ABSTRACT:
A processor (10) has two modes of operation. One mode of operation is a normal mode of operation wherein the processor (10) accesses user address space or supervisor address space to perform a predetermined function. The other mode of operation is referred to as a debug, test, or emulator mode of operation and is entered via an exception/interrupt. The debug mode is an alternate operational mode of the processor (10) which has a unique debug address space which executes instructions from the normal instruction set of the processor (10). Furthermore, the debug mode of operation does not adversely affect the state of the normal mode of operation while executing debug, test, and emulation commands at normal processor speed. The debug mode is totally non-destructive and non-obtrusive to the "suspended" normal mode of operation. While in debug mode, the existing processor pipelines, bus interface, etc. are utilized.
REFERENCES:
patent: 4787031 (1988-11-01), Karger et al.
patent: 4924382 (1990-05-01), Shouda
patent: 5193181 (1993-03-01), Barlow et al.
patent: 5210864 (1993-05-01), Yoshida
patent: 5249266 (1993-09-01), Dye et al.
patent: 5313618 (1994-05-01), Pawloski
patent: 5321828 (1994-06-01), Phillips et al.
patent: 5410685 (1995-04-01), Banda et al.
Circello Joseph C.
Duerden Richard
Edgington Gregory C.
McCarthy Daniel M.
Kim Ken S.
Motorola Inc.
Witek Keith E.
LandOfFree
Superscalar processor with plural pipelined execution units each does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Superscalar processor with plural pipelined execution units each, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superscalar processor with plural pipelined execution units each will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2196416