Superscalar instruction pipeline using alignment logic responsiv

Details Superscalar instruction pipeline using alignment logic responsiv Superscalar instruction pipeline using alignment logic responsiv

1995-05-12

1997-04-29

Ellis, Richard L.

G06F 938

Patent

active

056257872

ABSTRACT:
A mechanism which manages variable length instructions in cache is comprised of three cooperating elements designed to optimize self modifying code and anticipate next instructions for branch operand management. A content addressable memory (CAM) stores addresses of lines which have been accessed for instruction fetching. In a system having modifiable instruction stream (i.e., store to instruction stream), when the CAM matches, the system must retire certain instructions, flush instructions and then fetch the modified instruction stream. Boundary identification logic examines a field in each cache byte to determine the nature of the byte. This field is initially cleared at the time the cache line is loaded and filled with the line is fetched. An anticipation buffer designed to minimize the circuitry necessary for fetches across cache lines is loaded with sequentially anticipated prefetched instructions from the cache. These anticipated instructions can then be concatenated by a fetch aligner.

REFERENCES:
patent: H1291 (1994-02-01), Hinton et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 5051885 (1991-09-01), Yates, Jr. et al.
patent: 5113515 (1992-05-01), Fite et al.
patent: 5210842 (1993-05-01), Sood
patent: 5222244 (1993-06-01), Carbine et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5285527 (1994-02-01), Crick et al.
patent: 5313605 (1994-05-01), Huck et al.
patent: 5333296 (1994-07-01), Bouchard et al.
patent: 5363495 (1994-11-01), Fry et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5450605 (1995-09-01), Grochowski et al.
patent: 5459845 (1995-10-01), Nguyen et al.
patent: 5500942 (1996-03-01), Eickemeyer et al.
patent: 5513330 (1996-04-01), Stiles
I.E E.E Transactions on computer vol. 39, No. 3 Mar. 1990.

Affiliated with

Also associated with

Rating

Superscalar instruction pipeline using alignment logic responsiv does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Superscalar instruction pipeline using alignment logic responsiv, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superscalar instruction pipeline using alignment logic responsiv will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-714076