Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2007-04-03
2007-04-03
JeanPierre, Peguy (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S155000
Reexamination Certificate
active
11273025
ABSTRACT:
A successive approximation A/D converter includes a sample-hold amplifier circuit configured to sample and hold an input analog voltage to produce an internal analog voltage proportional to the input analog voltage with a voltage gain being smaller than 1, a switched capacitor D/A converter coupled to the sample-hold amplifier circuit and including a plurality of capacitors for storing electric charge responsive to the internal analog voltage, the switched capacitor D/A converter configured to switch couplings of the capacitors in response to a control signal to produce a comparison analog voltage responsive to the internal analog voltage and the control signal, a comparator coupled to the switched capacitor D/A converter to produce a comparison result signal responsive to the comparison analog voltage, and a control circuit coupled to the comparator to supply the control signal responsive to the comparison result signal to the switched capacitor D/A converter.
REFERENCES:
patent: 4803462 (1989-02-01), Hester et al.
patent: 5684487 (1997-11-01), Timko
patent: 6400302 (2002-06-01), Amazeen et al.
patent: 6897801 (2005-05-01), Confalonieri et al.
patent: 7026975 (2006-04-01), Steward et al.
patent: 10-336033 (1998-12-01), None
Richard K. Hester et al., “Fully Differential ADC with Rail-to-Rail Common-Mode Range and Nonlinear Capacitor Compensation”, IEEE Journal of Solid-State Circuits, vol. 25, No. 1, Feb. 1990, pp. 173-183.
Larry A. Singer et al., “A 14-Bit 10-MHz Calibration-Free CMOS Pipelined A/D Converter”, Symposium on VLSI Circuits, 1996, pp. 94-95.
Gilbert Promitzer, 12-Bit Low-Power Fully Differential Switched Capacitor Noncalibrating Successive Approximation ADC with 1 MS/s, IEEE Journal of Solid-State Circuits, vol. 36, No. 7, Jul. 2001, pp. 1138-1143.
Kato Tatsuo
Mitsuda Kazuhiro
Tachibana Suguru
Fujitsu Limited
Jean-Pierre Peguy
LandOfFree
Successive approximation A/D converter provided with a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Successive approximation A/D converter provided with a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Successive approximation A/D converter provided with a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3776346