Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2005-01-04
2005-01-04
Hu, Shouxiang (Department: 2811)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C438S125000, C438S622000, C438S652000
Reexamination Certificate
active
06838314
ABSTRACT:
A substrate with stacked vias and fine circuits and a method for fabricating the substrate are proposed. A core layer is formed with a metal layer respectively on upper and lower surfaces thereof, and at least one through hole. A first insulating layer is applied over the metal layer on the upper surface of the core layer and selectively formed with at least one first opening for exposing the metal layer. A metal layer is formed within the first opening, and a second insulating layer is applied over the first insulating layer and formed with a plurality of second openings, wherein the metal layer within the first opening is exposed via at least one second opening. After a conductive layer is applied over the second insulating layer and within the second openings, a metal layer is formed within the second openings. Finally, the conductive layer is removed by micro-etching.
REFERENCES:
patent: 4915983 (1990-04-01), Lake et al.
patent: 5080958 (1992-01-01), Patterson et al.
patent: 6261671 (2001-07-01), Asai et al.
patent: 6376052 (2002-04-01), Asai et al.
patent: 6534723 (2003-03-01), Asai et al.
patent: 20020056192 (2002-05-01), Suwa et al.
patent: 20020131247 (2002-09-01), Cooray
patent: 20020152611 (2002-10-01), Tung et al.
Fulbright & Jaworski L.L.P.
Hu Shouxiang
Phoenix Precision Technology Corporation
LandOfFree
Substrate with stacked vias and fine circuits thereon, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Substrate with stacked vias and fine circuits thereon, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Substrate with stacked vias and fine circuits thereon, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3400781