Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With separate tie bar element or plural tie bars
Reexamination Certificate
2005-08-23
2005-08-23
Weiss, Howard (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
With separate tie bar element or plural tie bars
C257S678000, C257S778000
Reexamination Certificate
active
06933592
ABSTRACT:
A substrate structure capable of reducing the package singular stress comprises a substrate having a plurality of substrate units. A molding gate is provided at a corner of each substrate unit. A plurality of slots are provided at the periphery of each substrate unit. A connection portion is provided between every two adjacent slots. These connection portions include a first connection portion and two second connection portions. The first connection portion is located at each molding gate. The second connection portions are located between two adjacent corners of each substrate unit, and opposite to each other. Through appropriate position arrangement of the connection portions, the molding gate stress at the corner of each package unit can be reduced. Moreover, the situation of breakage of trace in the substrate and peeling of molding compound from the substrate can be avoided.
REFERENCES:
patent: 5953589 (1999-09-01), Shim et al.
Liao Virgil
Wang Jai Yi
Weng Ben
Global Advanced Packaging Technology H.K. Limited
Rosenberg , Klein & Lee
Trinh (Vikki) Hoa B.
Weiss Howard
LandOfFree
Substrate structure capable of reducing package singular stress does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Substrate structure capable of reducing package singular stress, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Substrate structure capable of reducing package singular stress will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3493623