Substrate-level DC bus design to reduce module inductance

Details Substrate-level DC bus design to reduce module inductance Substrate-level DC bus design to reduce module inductance

2005-01-18

2005-01-18

Cuneo, Kamand (Department: 2827)

Electricity: electrical systems and devices

Housing or mounting assemblies with diverse electrical...

For electronic systems and devices

C361S764000, C439S076100, C257S691000

Reexamination Certificate

active

06845017

ABSTRACT:
A DC bus for use in a power module includes a positive DC conductor bus plate parallel with a negative DC conductor bus plate. The positive bus and negative bus permit counter-flow of currents, thereby canceling magnetic fields and their associated inductances, and the positive and negative bus are connectable to the center portion of a power module.

REFERENCES:
patent: 4142231 (1979-02-01), Wilson et al.
patent: 4661897 (1987-04-01), Pitel
patent: 4674024 (1987-06-01), Paice et al.
patent: 5184291 (1993-02-01), Crowe et al.
patent: 5291065 (1994-03-01), Arai et al.
patent: 5422440 (1995-06-01), Palma
patent: 5459356 (1995-10-01), Schulze et al.
patent: 5508560 (1996-04-01), Koehler et al.
patent: 5541453 (1996-07-01), Stockmeier et al.
patent: 5686758 (1997-11-01), Arai et al.
patent: 5751058 (1998-05-01), Matsuki
patent: 5756935 (1998-05-01), Balanovsky et al.
patent: 6072707 (2000-06-01), Hochgraf
patent: 6078173 (2000-06-01), Kumar et al.
patent: 6078501 (2000-06-01), Catrambone et al.
patent: 6212087 (2001-04-01), Grant et al.
patent: 6292371 (2001-09-01), Toner, Jr.
patent: 6297549 (2001-10-01), Hiyoshi
patent: 6359331 (2002-03-01), Rinehart et al.
patent: 6434008 (2002-08-01), Yamada et al.
patent: 20020034088 (2002-03-01), Parkhill et al.
patent: 20020167828 (2002-11-01), Parkhill et al.
patent: 0 427 143 (1991-05-01), None
patent: 0 578 108 (1994-01-01), None
patent: 09117126 (1997-05-01), None
English Abstract of EP 0 427 143 A2, esp@ce.net database, May 15, 1991.
Mohan et al.,Power Electronics: Converters, Applications and Design, John Wiley & Sons Inc., United States, 1989, Chapter 26-8, “Circuit Layout”, p. 654.

Affiliated with

Also associated with

Rating

Substrate-level DC bus design to reduce module inductance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Substrate-level DC bus design to reduce module inductance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Substrate-level DC bus design to reduce module inductance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3433427