Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
1999-12-27
2001-08-28
Paladini, Albert W. (Department: 2841)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S260000, C174S258000, C361S767000, C361S771000, C257S737000, C257S777000
Reexamination Certificate
active
06281450
ABSTRACT:
TECHINICAL FIELD
The present invention relates to a substrate for mounting a semiconductor chip.
BACKGROUND ART
With advance of electronic devices in recent years, request for reduction in size and weight of the circuit-boards consisting of a wiring board and related electronic arts, not to speak of demand for higher performance of electronic devices, has become more and more intense. Hitherto, the packaging technology has evolved from the system in which DIP or PGA packages were mounted on a wiring board having through-holes to the system in which QFP or BGA packages are mounted on a wiring board having connecting circuits on the surface. Such evolution is credited to the realization of high-density packaging owing to the reduced dead space of the wiring board and facilitation of miniaturization and higher performance of the packages themselves. However, there is no end to the progress of electronic devices, and compatibilization of the request for higher performance of electronic devices and the request for reduction in size and weight of circuit-boards is still a serious thesis.
As a solution to the above problem, attention is focused on the method in which the semiconductor chips are not packaged but directly mounted on a wiring board. This method is roughly divided into two patterns according to the way in which the semiconductor chips and wiring board are joined.
In one pattern of the method, there is used the technique of wire bonding which has been generally employed in the art of packaging. Another pattern of the method comprises bump bonding. The latter technique is generally called flip chip bonding. This method is expected to pervade in the future as this technique facilitates multi-pin assembly since the electrodes can be formed in the mode of area array, and also as this bonding has good electrical properties because of short signal path.
According to the ordinary flip chip bonding method, a semiconductor chip and a substrate are electrically connected by means of reflowing, making use of the solder bumps provided on the metallic terminals having wettability of the semiconductor chip and the metallic terminals having wettability disposed on the pairing substrate.
To date, several proposals have been made on the mass productivity-improving structures of the substrate for mounting such a semiconductor chip, but all these proposals have merits and demerits, and there still is the thesis that a structure with high mass productivity is yet to be established.
DISCLOSURE OF INVENTION
The present invention aims at providing a substrate for mounting a semiconductor chip (which may hereinafter be called semiconductor chip mounting substrate) which is improved in connection reliability and also has high mass productivity.
The present invention provides a semiconductor chip mounting substrate designed to mount a semiconductor chip having the bumps with an adhesive, characterized in that at least the connecting terminals for making connection to the bumps of the semiconductor chip are provided in the area of the substrate surface where a semiconductor chip is to be mounted, and the wiring conductors are provided outside the area where a semiconductor chip is to be mounted, said wiring conductors being so disposed that they will not be exposed to the substrate surface near the boundary of the area where a semiconductor chip is to be mounted.
REFERENCES:
patent: 4202007 (1980-05-01), Dougherty et al.
patent: 5065227 (1991-11-01), Frankeney et al.
patent: 5068714 (1991-11-01), Seipler
patent: 5225966 (1993-07-01), Basavanhally et al.
patent: 5237130 (1993-08-01), Kulesza et al.
patent: 5253010 (1993-10-01), Oku et al.
patent: 5258577 (1993-11-01), Clements
patent: 5378859 (1995-01-01), Shirasaki et al.
patent: 5397864 (1995-03-01), Rai et al.
patent: 5436503 (1995-07-01), Kunitomo et al.
patent: 5483421 (1996-01-01), Gedney et al.
patent: 5535101 (1996-07-01), Miles et al.
patent: 5586007 (1996-12-01), Funada
patent: 5615477 (1997-04-01), Sweitzer
patent: 5641996 (1997-06-01), Omoya et al.
patent: 5650595 (1997-07-01), Bentlage et al.
patent: 5710071 (1998-01-01), Beddingfield et al.
patent: 5714252 (1998-02-01), Hogerton et al.
patent: 5726489 (1998-03-01), Matsuda et al.
patent: 5804882 (1998-09-01), Tsukagohsi et al.
patent: 5870289 (1999-02-01), Tokuda et al.
patent: 5920123 (1999-07-01), Moden
patent: 5925445 (1999-07-01), Suzuki
patent: 5949142 (1999-09-01), Otsuka
patent: 6049122 (2000-04-01), Yoneda
patent: 6061248 (2000-05-01), Otani et al.
patent: 6071755 (2000-06-01), Baba et al.
patent: 6078505 (2000-06-01), Turudic
patent: 6097610 (2000-08-01), Hashimoto
patent: 6108210 (2000-08-01), Chung
patent: 6140707 (2000-10-01), Plepys et al.
patent: 0 493 131 (1992-07-01), None
patent: 0 682 369 (1995-10-01), None
patent: 0 720 419 (1996-07-01), None
patent: 58-148434 (1983-03-01), None
patent: 59-156904 U (1984-09-01), None
patent: 60-84844 (1985-05-01), None
patent: 60-180189 (1985-09-01), None
patent: 62-6652 (1987-02-01), None
patent: 60-41859 (1994-02-01), None
Nakaso Akishi
Simada Yasusi
Tsuru Yoshiyuki
Urasaki Naoyuki
Watanabe Itsuo
Antonelli Terry Stout & Kraus LLP
Hitachi Chemical Company Ltd.
Paladini Albert W.
Patel I B
LandOfFree
Substrate for mounting semiconductor chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Substrate for mounting semiconductor chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Substrate for mounting semiconductor chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2453915