Substrate bias feedback scheme to reduce chip leakage power

Details Substrate bias feedback scheme to reduce chip leakage power Substrate bias feedback scheme to reduce chip leakage power

2009-02-26

2010-06-29

Zweizig, Jeffrey S (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

With specific source of supply or bias voltage

Reexamination Certificate

active

07746160

ABSTRACT:
Disclosed is an improved substrate bias feedback circuit, and a method for operating the same.

REFERENCES:
patent: 5140182 (1992-08-01), Ichimura
patent: 5499183 (1996-03-01), Kobatake
patent: 5574634 (1996-11-01), Parlour et al.
patent: 5982223 (1999-11-01), Park et al.
patent: 6018264 (2000-01-01), Jin
patent: 6175264 (2001-01-01), Jinbo
patent: 6292048 (2001-09-01), Li
patent: 6373323 (2002-04-01), Kuroda
patent: 6373324 (2002-04-01), Li et al.
patent: 6459328 (2002-10-01), Sato
patent: 6473321 (2002-10-01), Kishimoto et al.
patent: 6486729 (2002-11-01), Imamiya
patent: 6529421 (2003-03-01), Marr et al.
patent: 6545529 (2003-04-01), Kim
patent: 6759836 (2004-07-01), Black, Jr.
patent: 6917237 (2005-07-01), Tschanz et al.
patent: 6927621 (2005-08-01), Yamada
patent: 7030682 (2006-04-01), Tobita
patent: 7116156 (2006-10-01), Myono et al.
patent: 7173477 (2007-02-01), Raghavan
patent: 7227403 (2007-06-01), Kim
patent: 7276960 (2007-10-01), Peschke
patent: 7307467 (2007-12-01), Goodnow et al.
patent: 7425861 (2008-09-01), Egerer et al.
patent: 7504876 (2009-03-01), Raghavan et al.
U.S. Appl. No. 11/478,006, Raghavan et al.
Notice of Allowance and Issue Fee Due for U.S. Appl. No. 11/478,006 dated Oct. 31, 2008.
USPTO Non-Final Rejection for U.S. Appl. No. 11/478,006 dated Nov. 21, 2007; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 10/978,045 dated Oct. 19, 2006; 6 pages.
USPTO Final Rejection for U.S. Appl. No. 10/978,045 dated Aug. 3, 2006; 7 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/978,045 dated Apr. 5, 2006; 7 pages.
McGowen et al., “Power and Temperature Control on a 90-nm Itanium Family Processor,” IEEE Journal of Solid-State Circuits, vol. 41, No. 1, Jan. 2006, pp. 229-237; 9 pages.
USPTO Notice of Allowance for U.S. Appl. No. 11/705,288 dated Feb. 5, 2010; 8 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 11/705,288 dated Jul. 21, 2009; 8 pages.

Affiliated with

Also associated with

Rating

Substrate bias feedback scheme to reduce chip leakage power does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Substrate bias feedback scheme to reduce chip leakage power, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Substrate bias feedback scheme to reduce chip leakage power will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4169940