Computer graphics processing and selective visual display system – Computer graphics processing – Three-dimension
Reexamination Certificate
2011-06-07
2011-06-07
Yang, Ryan R (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics processing
Three-dimension
Reexamination Certificate
active
07956860
ABSTRACT:
A system may include a graphics memory, a data bus, a processor, and a vertex shader. The data bus may be operatively connected to the graphics memory. The processor may send vertex data to the graphics memory via the data bus. The vertex shader may read the vertex data from the graphics memory and may subdivide the vertex data into subdivided vertex data. The vertex shader may also write the subdivided vertex data to the graphics memory.
REFERENCES:
patent: 6839062 (2005-01-01), Aronson et al.
patent: 7109987 (2006-09-01), Goel et al.
patent: 7148890 (2006-12-01), Rice et al.
patent: 7379599 (2008-05-01), Blais-Morin et al.
patent: 2004/0085312 (2004-05-01), Buchner et al.
patent: H9-198524 (1997-07-01), None
patent: 11-73527 (1999-03-01), None
patent: 2001-357410 (2001-12-01), None
patent: 2005-521178 (2005-07-01), None
Japanese Patent Office, Office Action for JP Application No. 2007-529925, dated Jun. 22, 2010, 5 pgs.
Xianfeng Gu et al., “Geometry Images,”, ACM Transactions of Graphics, United States, ACM, Jul. 2002, vol. 21, Issue 3, pp. 355-361.
Lake Adam T.
Marshall Carl S.
Intel Corporation
Trop Pruner & Hu P.C.
Yang Ryan R
LandOfFree
Subdividing geometry images in graphics hardware does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Subdividing geometry images in graphics hardware, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Subdividing geometry images in graphics hardware will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2684447