Sub-nanosecond calibrated delay line structure

Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

307597, 307602, 307603, 307605, 307606, 328 55, 328 66, H03K 5159, H03K 301

Patent

active

051928868

ABSTRACT:
Disclosed is a digital phase-locked loop circuit which provides a control signal for a delay circuit within the feedback path of the phase-locked loop. The circuit has a first series of delay circuits, which have an incremental control signal input, to delay an input clock signal to provide the D input to a D flip flop. The input clock signal is also connected to a second series of delay circuits. The output of this second series is connected to the clock input of the D flip flop. The voltage controlled delay signal input for the second series of delay circuits is supplied by a reference control signal. The output of the D flip flop is passed through a resistor-capacitor filtering circuit and fed back to the first series of delay circuits as the incremental control signal. The delay through the first series of circuits is incrementally larger than the delay through the second, reference, series of delay circuits.

REFERENCES:
patent: 4504749 (1985-03-01), Yoshida
patent: 4700089 (1987-10-01), Fujii et al.
patent: 4742254 (1988-05-01), Tomisawa
patent: 4754164 (1988-06-01), Flora et al.
patent: 4806804 (1989-02-01), O'Leary
patent: 4878028 (1989-10-01), Wang et al.
patent: 4899071 (1990-02-01), Morales
patent: 4947064 (1990-08-01), Kim et al.
patent: 5054038 (1991-10-01), Hedberg
T. Otsuji and N. Narumi, "A 10-ps Resolution Process-Insensitive Timing Generator IC", IEEE Journal of Solid State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1412-1418.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Sub-nanosecond calibrated delay line structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sub-nanosecond calibrated delay line structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sub-nanosecond calibrated delay line structure will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-212706

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.