Sub-micrometer channel length field effect transistor process

Details Sub-micrometer channel length field effect transistor process Sub-micrometer channel length field effect transistor process

1981-12-30

1984-02-14

Ozaki, G.

Metal working

Method of mechanical manufacture

Assembling or joining

29576B, 29577C, 29578, 29580, 148187, H01L 2122, H01L 21265, H01L 2128

Patent

active

044307918

ABSTRACT:
A method for fabricating a semiconductor integrated circuit structure having a sub-micrometer length device element is described wherein a surface isolation pattern is formed in a semiconductor substrate which isolates regions of the semiconductor within the substrate from one another. These semiconductor regions are designated to contain devices. At least one layer is formed over the device designated regions and etched to result in a patterned layer having substantially vertical sidewalls some of which sidewalls extend across certain of the device regions. A controlled sub-micrometer thickness sidewall layer is formed on these vertical sidewalls. The patterned layer is then removed which leaves the pattern of sub-micrometer thickness sidewall layer portions of which extend across certain of the device regions. The desired pattern of PN junctions are now formed in the substrate using for example diffusion or ion implantation techniques with the controlled thickness sub-micrometer layer used as a mask. The effect is the transfer of the submicron pattern into underlying region. This method is particularly useful in forming a sub-micrometer length gate electrode of a field effect transistor.

REFERENCES:
patent: 4062699 (1977-12-01), Armstrong
patent: 4128670 (1978-12-01), Gaensslen
patent: 4145459 (1979-03-01), Goel
patent: 4182023 (1980-01-01), Cohen et al.
patent: 4201603 (1980-05-01), Scott, Jr. et al.
patent: 4209349 (1980-06-01), Ho et al.
patent: 4209350 (1980-06-01), Ho et al.
patent: 4234362 (1980-11-01), Riseman
patent: 4251571 (1981-02-01), Garbarino et al.
patent: 4256514 (1981-03-01), Pogge
patent: 4356623 (1982-11-01), Hunter
patent: 4359816 (1982-11-01), Abbas et al.
H. B. Pogge, IBM Technical Disclosure Bulletin, "Narrow Line-Width Masking Method", Nov. 1976, vol. 19, No. 6, pp. 2057-2058.
S. A. Abbas et al., IBM Technical Disclosure Bulletin, "Extending the Minimal Dimensions of Photolithographic . . . ", Sep. 1977, vol. 20, No. 4, pp. 1376-1378.
"A New Edge-Defined Approach for Sub-Micrometer MOSFET Fabrication" by W. R. Hunter et al., IEEE Electron Device Letters, vol. EDL-2, No. 1, Jan. 81, pp. 4-6.
"Sub-Micrometer Polysilicon Gate CMOS/SOS Technology" by A. C. Ipri et al., IEEE Transactions on Electron Devices, vol. ED-27, No. 7, Jul. 80, pp. 1275-1279.
"A Novel Sub-Micron Fabrication Technique" by T. N. Jackson et al., IEDM 1979 Conference Volume, pp. 58-61.

Affiliated with

Also associated with

Rating

Sub-micrometer channel length field effect transistor process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sub-micrometer channel length field effect transistor process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sub-micrometer channel length field effect transistor process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2368442