Structure of image processing system

Details Structure of image processing system Structure of image processing system

1988-11-17

1991-07-02

Coles, Sr., Edward L.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

358444, 358468, H04N 140

Patent

active

050290185

ABSTRACT:
A structure of an image processing system is disclosed in which a common bus, a plurality of image memories (VRAMs), and a plurality of data processors are installed and in which a plurality of selectors connected between each bus line of the common bus and each input end of the image memories and between each bus line of the common bus and each input end of the data processors are provided so that each selector is capable of selecting at least any one of the respective bus lines of the common bus to connect to the corresponding input end of the image memories and data processors. Therefore, data transfer between different addresses becomes possible via the common bus and simultaneous executions of calculation processings of the image data become possible. Consequently, flexibility and general-purpose utility of the system and extension of the image memories and data processors can be achieved.

REFERENCES:
patent: 4727423 (1988-02-01), Kameko et al.
patent: 4891633 (1990-01-01), Imazeki

Affiliated with

Also associated with

Rating

Structure of image processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure of image processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure of image processing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1251657