Structure for connecting to integrated circuitry

Details Structure for connecting to integrated circuitry Structure for connecting to integrated circuitry

1997-06-18

1998-06-30

Hardy, David B.

Active solid-state devices (e.g., transistors, solid-state diode

Gate arrays

With particular power supply distribution means

257211, 257786, H01L 27118

Patent

active

057738564

ABSTRACT:
A method and structure are provided for connecting to integrated circuitry. A connectivity cell includes multiple terminals formed within the integrated circuitry. The connectivity cell further includes at least one metal layer connected to at least one of the terminals. A first area is a substantially minimal area including the connectivity cell. A second area is a substantially minimal area including at least a part of each of multiple portions of the integrated circuitry. The portions are connectable to respective ones of the terminals while having a placement flexibility relative to the terminals. This placement flexibility of the portions is substantially equal to a placement flexibility of the second area within the first area.

REFERENCES:
patent: 3861023 (1975-01-01), Bennett
patent: 4430584 (1984-02-01), Someshwar et al.
patent: 4580228 (1986-04-01), Noto
patent: 4623911 (1986-11-01), Pryor
patent: 4709162 (1987-11-01), Braceras et al.
patent: 4864381 (1989-09-01), Seefeldt et al.
patent: 5003199 (1991-03-01), Chuang et al.
patent: 5117129 (1992-05-01), Hoffman et al.
patent: 5206544 (1993-04-01), Chen et al.
patent: 5222029 (1993-06-01), Hooper et al.
patent: 5224055 (1993-06-01), Grundy et al.
IBM Technical Disclosure Bulletin, vol. 21, No. 2, Jul. 1978, p. 608, "Multiple I/O Points on Logic Chips", C. E. Vicary.
IBM Technical Disclosure Bulletin, vol. 22, No. 4, Sep. 1979, pp. 1462-1463, "Logic Masterslice Design", M. A. Battista et al.
IBM Technical Disclosure Bulletin, vol. 37, No. 07, Jul., 1994, pp. 311-312, "Circuit Protection Technique for 5V/3V Mixed Signalling", M. Cases et al.
IBM Technical Disclosure Bulletin, vol. 34, No. 5, Oct., 1991, pp. 388-390, "Multichip Module/Engineering Change Scheme Using Programmable Probe Pads", E. Klink et al.
IBM Technical Disclosure Bulletin, vol. 34, No. 4A, Sep., 1991, pp. 230-232, "Latched I/O AC Test Using A Reduced Pin Boundary Scan Logic Test Method", R. J. Prilik.
IBM Technical Disclosure Buleetin, vol. 34, No. 3, Aug., 1991, pp. 269-277, "Common Design Footprint for Vendor DRAM SOJ Packages", M.S. Anzani et al.
IBM Technical Disclosure Bulletin, vol. 32, No. 6B, Nov., 1989, pp. 26-27, "Package Level Programmable Chip Architecture", W. F. Ellis et al.
IBM Technical Disclosure Bulletin, vol. 31, No. 12, May, 1989, pp. 107-108, "Efficient Use of Redundant Bit Lines for Yiel Optimization", N. Hiltebeitel et al.
IBM Technical Disclosure Bulletin, vol. 31, No. 11, Apr., 1989, pp. 398-403, "System 360/370 Select Out/In Bypass Function with Driver and Receiver in One Chip", T. R. Larson et al.
IBM Technical Disclosure Bulletin, vol. 31, No. 3, Aug., 1988. pp. 330-334, Engineering Change Pad Sharing with Fusible Links, E.O. Donner et al.
IBM Technical Disclosure Bulletin, vol. 30, No. 11, Apr., 1988, pp. 426-430, "Silicon Thermal Printer Process", P. E. Cade et al.
IBM Technical Disclosure Bulletin, vol. 30, No. 1, Jun. 1987, pp. 431-432, "High Speed, High Density Polyimide Space Transformer with GHz Bandwith", M. Scheuermann.
IBM Technical Disclosure Bulletin, vol. 28, No. 12, May, 1986, pp. 5439-5440, "Controlled Transition, Short Circuit Current Regulated Off-Chip Driver", R.J. Tessitore et al.
IBM Technical Disclosure Bulletin, vol. 27, No. 10A, Mar., 1985, pp. 5599-6000, "Pluggable-Module Power-Connection Mechanism", R. E. Johnson.
IBM Technical Disclosure Bulletin, vol. 27, No. 9, Feb., 1985, pp. 5347-5351, "High Density CMOS Standard Image", A. Bruss et al.
IBM Technical Disclosure Bulletin, vol. 26, No. 9, Feb., 1984, pp. 4627-4635, "Transparent I/O Isolation-I/O Isolation in Fixed Metal", M. C. Graf et al.
IBM Technical Disclosure Bulletin, vol. 25, No. 7A, Dec., 1982, pp. 3438-3441, "Planar Electrical Connector", A. H. Bauman et al.
IBM Technical Disclosure Bulletin, vol. 26, No. 2, Jul., 1983, pp. 572-574, "Input/Output Device Interconnections", P. E. Cade et al.
IBM Technical Disclosure Bulletin, vol. 25, No. 7A, Dec., 1982, pp. 3208-3210, "Hardware Multiplexer for VLSI Testing", J.N. Arnold et al.
IBM Technical Disclosure Bulletin, vol. 20, No. 11A, Apr., 1978, pp. 4656-4658, "Chip-To-Chip Driver", N. Raver.
IBM Technical Disclosure Bulletin, vol. 20, No. 4, Sep., 1977, pp. 1497-1499, Converter for Testing Semiconductor Circuits of Different Technologies, F. Koederitz et al.
IBM Technical Disclosure Bulletin, vol. 19, No. 10, Mar., 1977, pp. 3739-3740, "Semiconductor Chip Layout of a Driver/Receiver Circuit", C. E. Vicary.
Research Disclosure Bulletin, Apr., 1992, #33688, "Low-Level Output Device for Testing".
Research Disclosure Bulletin, Jan., 1993, #34503, "VLSI Pad Layout Having Power Isolation".

Affiliated with

Also associated with

Rating

Structure for connecting to integrated circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure for connecting to integrated circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure for connecting to integrated circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1862709