Semiconductor device manufacturing: process – Making passive device – Trench capacitor
Reexamination Certificate
2003-05-27
2004-09-14
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Making passive device
Trench capacitor
C438S243000, C257S301000
Reexamination Certificate
active
06790739
ABSTRACT:
BACKGROUND OF INVENTION
The present invention relates generally to semiconductor device processing and, more particularly, to methods for processing array and support areas of a vertical DRAM cell device.
The manufacture and design of integrated circuits has greatly increased in sophistication in recent years, particularly in regard to the increase of integration density. Increased integration density leads to economic advantages as increased numbers of devices and circuits may be placed on a single chip and/or within a single package (which may include a plurality of chips). Performance improvements such as reduced signal propagation time and noise immunity can usually be achieved as integration density is increased due to reduction in length of signal paths, capacitance between connections and the like. This performance gain is particularly important in integrated circuits.
Integrated circuits such as dynamic random access memories (DRAMs) can have millions of similar devices on a single chip (often collectively referred to as an array or array portion of the chip design) which are controlled throughout the chip or partitions thereof by circuits such as addressing circuits, sense amplifiers and the like, generally referred to as support circuits. Unfortunately, the circuit requirements are generally different for the array and support regions of the chip, and ideally would require different processes during manufacture. For example, junctions with self-aligned silicides (salicides) are desired in the support regions to minimize series resistance. On the other hand, shallow junctions with low dose implants and no silicides are desired in the array in order to minimize junction leakage.
As another example, during conventional processing of the array, an array top oxide is deposited and certain portions are thereafter removed. Generally, the top oxide is removed entirely from the support area. (See, for example, R. Divakaruni et al. “In ULSI Process Integration II”, Electrochemical Society Proceeding Vol. [2001]-2) However, existing wet etch processes may cause shallow trench isolation (STI) areas within the support area to be exposed to overetching thereof which, in turn, may lead to voids at the trench edges, gate shorts and the like.
SUMMARY OF INVENTION
The foregoing discussed drawbacks and deficiencies of the prior art are overcome or alleviated by a method for processing a semiconductor memory device, the memory device including an array area and a support area thereon. In an exemplary embodiment of the invention, the method includes removing, from the array area, an initial pad nitride material formed on the device. The initial pad nitride material in the support area, however, is still maintained. Active device areas are then formed within the array area, wherein the initial pad nitride maintained in the support area or the initial nitride layer added helps to protect the support area from chemical mechanical polish or wet etch processes respectively implemented during the formation of active device areas within the array area.
In a preferred embodiment, the method includes forming a first cap oxide over the support area, the first cap oxide preventing the removal of the initial pad nitride material contained within the support area during the removal of the initial pad nitride material contained within the array area. Following the formation of active device areas within the array area, a cap nitride is formed over the array area. A second cap oxide is formed over the cap nitride, and the initial pad nitride material contained within the support area is removed. The second cap oxide prevents the removal of the cap nitride formed over the array area.
REFERENCES:
patent: 4816884 (1989-03-01), Hwang et al.
patent: 4833516 (1989-05-01), Hwang et al.
patent: 5225363 (1993-07-01), Riemenschneider et al.
patent: 5365097 (1994-11-01), Kenney
patent: 5396093 (1995-03-01), Lu
patent: 5433794 (1995-07-01), Fazan et al.
patent: 5541427 (1996-07-01), Chappell et al.
patent: 5627092 (1997-05-01), Alsmeier et al.
patent: 5869392 (1999-02-01), Kimura
patent: 5953607 (1999-09-01), Hakey et al.
patent: 6025245 (2000-02-01), Wei
patent: 6136686 (2000-10-01), Gambino et al.
patent: 6153902 (2000-11-01), Furukawa et al.
patent: 6174756 (2001-01-01), Gambino et al.
patent: 6222218 (2001-04-01), Jammy et al.
patent: 6228711 (2001-05-01), Hsieh
patent: 6238961 (2001-05-01), Asano et al.
patent: 6287913 (2001-09-01), Agnello et al.
patent: 6403423 (2002-06-01), Weybright et al.
Beintner Jochen
Divakaruni Rama
Malik Rajeev
Nesbit Larry
Cantor & Colburn LLP
International Business Machines - Corporation
Ulrich Lisa
Vockrodt Jeff
Zarabian Amir
LandOfFree
Structure and methods for process integration in vertical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and methods for process integration in vertical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and methods for process integration in vertical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3203182