Active solid-state devices (e.g. – transistors – solid-state diode – Thin active physical layer which is – Heterojunction
Reexamination Certificate
2008-04-03
2010-11-30
Toledo, Fernando L (Department: 2895)
Active solid-state devices (e.g., transistors, solid-state diode
Thin active physical layer which is
Heterojunction
C257S009000, C438S368000, C438S409000, C438S753000
Reexamination Certificate
active
07842940
ABSTRACT:
A semiconducting material that has all the advantages of prior art SOI substrates including, for example, low parasitic capacitance and leakage, without having floating body effects is provided. More specifically, the present invention provides a Semiconductor-on-Pores (SOP) material that includes a top semiconductor layer and a bottom semiconductor layer, wherein the semiconductor layers are separated in at least one region by a porous semiconductor material. Semiconductor structures including the SOP material as a substrate as well as a method of fabricating the SOP material are also provided. The method includes forming a p-type region with a first semiconductor layer, converting the p-type region to a porous semiconductor material, sealing the upper surface of the porous semiconductor material by annealing, and forming a second semiconductor layer atop the porous semiconductor material.
REFERENCES:
patent: 6479365 (2002-11-01), Lee et al.
patent: 6653209 (2003-11-01), Yamagata
patent: 6830962 (2004-12-01), Guarini et al.
patent: 7365399 (2008-04-01), de Souza et al.
patent: 2004/0259315 (2004-12-01), Sakaguchi et al.
patent: 2005/0158933 (2005-07-01), Inoh
patent: 2005/0242352 (2005-11-01), Jeoung et al.
patent: 2005/0260816 (2005-11-01), Orlowski
patent: 2006/0141751 (2006-06-01), Liao et al.
patent: 2006/0255400 (2006-11-01), Basceri et al.
patent: 2007/0069300 (2007-03-01), Cheng et al.
patent: 2007/0096215 (2007-05-01), Chidambarrao et al.
de Souza Joel P.
Fogel Keith E.
Greene Brian J.
Sadana Devendra K.
Yang Haining S.
International Business Machines - Corporation
Percello, Esq. Louis J.
Scully , Scott, Murphy & Presser, P.C.
Toledo Fernando L
LandOfFree
Structure and method to form semiconductor-on-pores (SOP)... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and method to form semiconductor-on-pores (SOP)..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method to form semiconductor-on-pores (SOP)... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4250568