Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Ball or nail head type contact – lead – or bond
Reexamination Certificate
2005-05-20
2008-12-16
Sarkar, Asok K (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Ball or nail head type contact, lead, or bond
C257S786000, C257SE23146
Reexamination Certificate
active
07466031
ABSTRACT:
A structure and method of forming a metal buffering layer during the formation of a redistribution layer is provided. It only changes a mask to form the metal buffering layer and circuit traces simultaneously. The metal buffering layer can increase the flatness of the dielectric layer covering on the metal buffering layer. It can also make the structure under the metal buffering layers suffer uniform pressure to prevent the passivation layer from cracking and the circuit traces from collapsing in order to increase the yield of the packaged chips.
REFERENCES:
patent: 2003/0067077 (2003-04-01), Lee
patent: 2004/0040855 (2004-03-01), Batinovich
patent: 2004/0115925 (2004-06-01), Tseng et al.
patent: 2004/0222478 (2004-11-01), Zhang et al.
patent: 2005/0085062 (2005-04-01), Kim
patent: 2005/0104208 (2005-05-01), Bartelo et al.
Advanced Semiconductor Engineering Inc.
Sarkar Asok K
Stout, Uxa Buyan & Mullins, LLP
LandOfFree
Structure and method of forming metal buffering layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and method of forming metal buffering layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method of forming metal buffering layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4032483