Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Reexamination Certificate
2007-10-09
2007-10-09
Jackson, Jerome (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
C257S330000, C257S333000, C257S401000
Reexamination Certificate
active
11231090
ABSTRACT:
An integrated circuit transistor is fabricated with a trench gate having nonconductive sidewalls. The transistor is surrounded by an isolation trench filled with a nonconductive material. The sidewalls of the gate trench are formed of the nonconductive material and are substantially free of unetched substrate material. As a result, the sidewalls of the gate trench do not form an undesired conductive path between the source and the drain of the transistor, thereby advantageously reducing the amount of parasitic current that flows between the source and drain during operation.
REFERENCES:
patent: 5796143 (1998-08-01), Fulford et al.
patent: 5864158 (1999-01-01), Liu et al.
patent: 6451639 (2002-09-01), Jang et al.
patent: 6555427 (2003-04-01), Shimizu et al.
patent: 6624043 (2003-09-01), Hsu
patent: 6649979 (2003-11-01), Jang
patent: 6737309 (2004-05-01), Matsuo
patent: 6756273 (2004-06-01), Hadizad et al.
patent: 6759702 (2004-07-01), Radens et al.
patent: 6815290 (2004-11-01), Lin et al.
patent: 6949795 (2005-09-01), Smith et al.
Yanagisawa, et al.; Trench Transistor Cell with Self-Aligned Contact (TSAC) for Megabit MOS DRAM; 1st LSI Division, NEC Corporation; 1120 Shimokuzawa, Sagamihara, Kanagawa 229, Japan; pp. 132-135; 1986.
Landgraf, et al.; Scalable High Voltage Trenchgate Transistor for Flash; University of Regensburg, Conference: ESSDERC 2000; 93040 Regensburg, Germany; pp. 380-383.
Hieda, et al.; Sub-Half-Micrometer Concave MOSFET with Double LDD Structure; IEEE Transactions on Election Devices, vol. 39, No. 3, Mar. 1992, pp. 671-676.
Sakao, et al. A Straight-Line Trench Isolation and Trench-Gate Transistor (SLIT) Cell for Giga-Bit DRAMS; ULSI Device Development Laboratories, NEC Corporation; 1120, Shimokuzawa, Sagamihara, Kanagawa 229, Japan; “1993 Symposium on VLSI Technology, Digest of Technical Papers,” pp. 19 and 20.
Helm Mark
Prall Kirk
Smith Michael
Diaz José R.
Jackson Jerome
Knobbe Martens Olson & Bear LLP
LandOfFree
Structure and method of fabricating a transistor having a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and method of fabricating a transistor having a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method of fabricating a transistor having a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3864354