Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor
Patent
1989-05-15
1991-11-26
Wieder, Kenneth A.
Electricity: measuring and testing
Measuring, testing, or sensing electricity, per se
With rotor
324158T, 371 223, G01R 100
Patent
active
050686038
ABSTRACT:
A structure and method for producing mask-configured integrated circuits which are pin compatible substitutes for user-configured logic arrays is disclosed. Mask-defined routing lines having resistive/capacitive characteristics simulating those of user-configurable routing paths in the user-configurable logic array are used in the mask-defined substitutes to replace the user-configurable routing paths. Scan testing networks are formed in the metal-configured substitutes to test the operability of logical function blocks formed on such chips. The scan testing networks comprise a plurality of test blocks each including three field effect pass transistors formed of four adjacent diffusion regions. Proper connection of the gates of these pass transistors to control lines controlling the transistors is tested by transmitting alternating high/low signals through serial conduction paths including the gate electrodes of these transistors.
REFERENCES:
patent: 3761695 (1973-09-01), Eichelberger
patent: 3783254 (1974-01-01), Eichelberger
patent: 3784907 (1974-01-01), Eichelberger
patent: 4177452 (1979-12-01), Balasubramanian et al.
patent: 4293917 (1981-10-01), Dasgupta et al.
patent: 4495629 (1985-01-01), Zasio et al.
patent: 4635261 (1987-01-01), Anderson et al.
patent: 4638246 (1987-01-01), Blank et al.
patent: 4642487 (1987-02-01), Carter
patent: 4695740 (1987-09-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4713557 (1987-12-01), Carter
patent: 4746822 (1988-05-01), Mahoney
patent: 4821233 (1989-04-01), Hsieh
patent: 4835418 (1989-05-01), Hsieh
patent: 4868825 (1989-09-01), Koeppe
patent: 4902910 (1990-02-01), Hsieh
patent: 4907180 (1990-03-01), Smith
patent: 4963824 (1990-10-01), Hsieh et al.
patent: 4980636 (1990-12-01), Romamofsky et al.
"A Variation of LSSD and its Implications of Design and Test Pattern Generation in VLSI", by S. DasGupta et al., IEEE Internat. Test Conf., 1982, pp. 63-65.
"A Design for Complete Testability of Programmable Logic Arrays", by Ramanatha, IEEE Internat. Test Conf., 1982, pp. 67-74.
"Incomplete Scan Path with an Automatic Test Generat. Methodology", by Trischler, IEEE, Internat. Test Conf., 1980, pp. 153-161.
"High Speed PROMs with On-Chip Registers and Diagnostics", by Coli et al., Monolithic Memories System Des. Handbook, 1985, pp. (3-14)-(3-26).
"Diagnostic Devices and Algor. for Testing Dig. Systems", by Bengali et al., Monolithic Memories Sys. Des. Handbook, 1985, pp. 3/3-13.
"Design for Testability of the IBM System/38", by Stolte et al., IEEE Test Conf., 1979, pp. 29-36.
"Designing Digital Circuits with Easily Testable Consideration", by Fumatsu et al, IEEE Semicond. Test Conf., 1978, pp. 98-102.
"Design of Programmable Logic Arrays for Testability", by Son et al., IEEE Test Conf., 1980, pp. 163-166.
"CMOS is Most Testable", by Levi, IEEE Internat. Test Conf., 1981, pp. 217-220.
"Fault Diagnosis in an LSSD Environment", by Arzoumanian et al., IEEE Inter. Test Conf., 1981, pp. 86-88.
"Testing and Debugging Custom Integ. Circuits", by Frank et al., Computing Surveys, vol. 13, #4, 12/81, pp. 425-451.
"Testability Analysis of MOS VLSI Circuits", by Singer, IEEE Internat. Test Conf., 1984, pp. 690-696.
"Fault Simulation for Pass Transistor Circuits Using Logic Simulation Machines", by Barzilai et al., IBM Tech. Dist. Bull, vol. 27, #5, 10/84, pp. 2861-2864.
Burns William J.
Wieder Kenneth A.
Xilinx , Inc.
LandOfFree
Structure and method for producing mask-programmed integrated ci does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and method for producing mask-programmed integrated ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method for producing mask-programmed integrated ci will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2388023