Structure and method for multiplexing pins for in-system program

Details Structure and method for multiplexing pins for in-system program Structure and method for multiplexing pins for in-system program

1991-05-03

1993-08-17

Hudspeth, David R.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307469, 307343, H03K 19177

Patent

active

052372189

ABSTRACT:
A structure and method for in-system programming of a programmable logic device are provided. The in-system programming structure provides one dedicated pin for in-system programming function, additional in-system programming pins are multiplexed with programmable input/output pins used in functional operations. When an enable signal is received at the dedicated pin, the multiplexed pins relinquish their roles as programmable input/output pin to become in-system programming pins. A state machine controls the programming steps. The in-system programming structure can be cascaded in a "daisy chain" fashion.

REFERENCES:
patent: 4870302 (1989-09-01), Freeman
patent: 4876466 (1989-10-01), Kondou et al.
patent: 4918641 (1990-04-01), Jigour et al.
patent: 5015886 (1991-05-01), Choi et al.
patent: 5023484 (1991-06-01), Pathak et al.
patent: 5023606 (1991-06-01), Kaplinsky
patent: 5027011 (1991-06-01), Steele

Affiliated with

Also associated with

Rating

Structure and method for multiplexing pins for in-system program does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure and method for multiplexing pins for in-system program, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method for multiplexing pins for in-system program will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2246461