Structure and method for implementing a memory system having a p

Details Structure and method for implementing a memory system having a p Structure and method for implementing a memory system having a p

1996-11-20

1998-01-13

Nelms, David C.

Static information storage and retrieval

Addressing

Plural blocks or banks

36523002, 36518901, G11C 1300

Patent

active

057085978

ABSTRACT:
A memory system and method which allows a plurality of memory circuits to be operated independently as separate memories, or jointly as a single memory. Alternatively, the selected memory circuits are operated jointly and other memory circuits are operated independently. The configuration of the memory system can be varied dynamically during operation of the memory system.

REFERENCES:
patent: 5245585 (1993-09-01), Voss et al.
patent: 5412613 (1995-05-01), Galbi et al.
"XC4000.TM. Series Data Sheet", dated Feb. 2, 1996 available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Mead and Conway, "Introduction to VLSI Systems", 1980, Addison-Wesley Pub. Co., pp. 292-294, ISBN 0-201-04358-0.

Affiliated with

Also associated with

Rating

Structure and method for implementing a memory system having a p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure and method for implementing a memory system having a p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method for implementing a memory system having a p will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-331539