Patent
1993-08-09
1997-01-28
Jankus, Almis R.
395133, 395174, 395501, G06T 100
Patent
active
055985149
ABSTRACT:
A structure and a format provide a video signal encoder under the MPEG (Motion Picture Experts Group) standard. In one embodiment, the video signal interface is provided with a decimator for providing input filtering for the incoming signals. In one embodiment, the central processing unit (CPU) and multiple coprocessors implements discrete cosine transform (DCT) and inverse discrete cosine transform (IDCT) and other signal processing functions, generating variable length codes, and provides motion estimation and memory management. The instruction set of the central processing unit provides numerous features in support for such features as alpha filtering, eliminating redundancies in video signals derived from motion pictures and scene analysis. In one embodiment, a matcher evaluates 16 absolute differences to evaluate a "patch" of eight motion vectors at a time.
REFERENCES:
patent: 3252148 (1966-05-01), Mitchell
patent: 3812467 (1974-05-01), Batcher
patent: 4489395 (1984-12-01), Sato
patent: 4514808 (1985-04-01), Murayama et al.
patent: 4559608 (1985-12-01), Young et al.
patent: 4591976 (1986-05-01), Webber et al.
patent: 4779190 (1988-10-01), O'Dell et al.
patent: 4816914 (1989-03-01), Ericsson
patent: 4838685 (1989-06-01), Martinez et al.
patent: 4870563 (1989-09-01), Oguchi
patent: 4935942 (1990-06-01), Hwang et al.
patent: 4973860 (1990-11-01), Ludwig
patent: 5014187 (1984-05-01), Debize et al.
patent: 5049993 (1991-09-01), LeGall et al.
patent: 5099322 (1992-03-01), Gove
patent: 5231484 (1993-07-01), Gonzales et al.
patent: 5335321 (1994-08-01), Harney et al.
Proceedings Of The IEEE 1991 Custom Integrated Circuits, May 1991, San Diego, CA. pp. 12.2.1-12.2.4, XP 000295731, Bolton et al., "A Complete Single-Chip Implementation of the JPEG Image Compression Standard".
Article entitled "Image-Processing Chip Set Handles Full Motion Video", David Bursky, Electronic Design, Cleveland, Ohio pp. 117-120, May, 1993.
IEEE 1988 Custom Integrated Circuits Conference, May 1988 Rochester, N.Y., US, pp. 24.5-1-24.5.4, XP 000011005 Keshlear et al. "A High Speed 16-Bit Cascadable Alu Using An Aspect Standard Cell Approach".
IBM Technical Disclosure Bulletin, vol. 30, No. 11, Apr. 1988 New York US pp. 288-290, `Improved Zero Result Detection When Using A Carry Look-Ahead Adder`.
Patent Abstracts of Japan vol. 8 No. 248 (P-313), 14 Nov. 1984 & JP-A-59 121539 (Fujitsu Kabushiki Kaisha).
Xerox Disclosure Journal, vol. 13, No. 4, Aug. 1988 Stamford, Conn, US, pp. 229-234, XP 000098156, Marshall, `Fast NMOS Adder`.
Patterson, et al. `Computer Architecture A Quantitative Approach` 1990, Morgan Kaufmann, San Mateo, CA US, XP 000407059.
IBM Technical Disclosure Bulletin, vol. 25, No. 11A, Apr. 1983 New York US, pp. 5613-5620, `Phase Selector and Synchronizer for Two Phase Clock Circuits`.
IEEE Transactions on Circuits and Systems, vol. 36, No. 10, Oct. 1989 New York US, pp. 1275-1280, XP 000085314 Schmidt "A Memory Control Chip For Formatting Data Into Blocks Suitable For Video Coding Applications" p. 1277, right column, paragraph 2--p. 1278, left column, paragraph 3.
IEEE Transactions on Consumer Electronics, vol. 38, No. 3, Aug. 1992 New York US, pp. 325-340, XP 00011862 Netravali, et al. `A Codec for HDTV`*p. 327, left column, paragraph right column, paragraph 1*.
IEEE Journal of Solid-State Circuits, vol. SC-21, No. 1, Feb. 1986 New York US, pp. 140-149, Fortier et al., `Architectures for VLSI Implementation of Movement-Compensated Video Processors` *p. 142, left column, paragraph 3--right column, paragraph 1*.
Signal Processing Image Communication., vol. 3, No. 1, Feb. 1991 Amsterdam NL, pp. 3-21, XP 000234778 Fadzil, et al. `Video Subband VQ Coding At 64 kbit/s Using Short-Kernal Filter Banks With An Improved Motion Estimation Technique` *p. 7, left column, paragraph 1*.
IEEE Transactions on Communications, vol. COM-27, No. 9, Sep. 1979 New York, US, pp. 1310-1315, Wong, et al., `Hardwae for Detection And Partial Correction of PCM Transmission Errors` *p. 1311, left column, paragraph 6--right column, paragraph 1* *p. 1311, right column, last paragraph*.
Electronic Design, vol. 41, No. 9 May 1993 Hasbrouck Heights, New Jersey US, pp. 177-120, XP 000362680, Bursky, `Image Processing chip Set Handles Full-Motion Video`.
Patent Abstracts of Japan vol. 13. No. 54 (p-824), 8 Feb. 1989 & JP-A-63 245716 (Fijitsu Limited) 12 Oct. 1988.
Bose Subroto
Le Gall Didier J.
Purcell Stephen C.
C-Cube Microsystems
Jankus Almis R.
Kwok Edward C.
LandOfFree
Structure and method for a multistandard video encoder/decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and method for a multistandard video encoder/decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method for a multistandard video encoder/decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-946834