Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Insulating material
Reexamination Certificate
2007-01-09
2007-01-09
Clark, S. V. (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Insulating material
C257S707000, C432S122000, C432S121000
Reexamination Certificate
active
10335092
ABSTRACT:
Embodiments of stiffening members in accordance with the present invention provide a mechanical support that is wave soldered to the frontside of the system substrate simultaneously with other wave soldered components. The stiffening member comprises a flat plate with a plurality of mounting pins. The number of mounting pins are predetermined to provide the plate with sufficient support to resist expected loading conditions when wave soldered in plated through holes on a system substrate. The mounting pins are adapted for insertion into plated through holes on the system substrate. The length of the mounting pins are predetermined to account for the height of the SMT component upon which it is attached, the thickness of the system substrate, and the desired amount of mounting pin protrusion from the backside of the system substrate. The stiffening members consume very little system substrate space while retaining a platform for heat dissipation.
REFERENCES:
patent: 5371404 (1994-12-01), Juskey et al.
patent: 5528462 (1996-06-01), Pendse
patent: 5561323 (1996-10-01), Andros et al.
patent: 5679929 (1997-10-01), Greenfield et al.
patent: 6212074 (2001-04-01), Gonsalves et al.
patent: 6304452 (2001-10-01), Lo
patent: 6472742 (2002-10-01), Bhatia et al.
patent: 6501658 (2002-12-01), Pearson et al.
patent: 6519153 (2003-02-01), Shia et al.
patent: 6522545 (2003-02-01), Shia et al.
patent: 6528876 (2003-03-01), Huang
patent: 6542367 (2003-04-01), Shia et al.
patent: 6590771 (2003-07-01), Sopko et al.
patent: 6594151 (2003-07-01), Dixon et al.
patent: 6682802 (2004-01-01), Hsieh et al.
patent: 6691407 (2004-02-01), Pearson et al.
patent: 6700800 (2004-03-01), Combs et al.
patent: 6734371 (2004-05-01), Arrigotti et al.
patent: 6760232 (2004-07-01), Smith et al.
patent: 6764325 (2004-07-01), Arrigotti et al.
patent: 6791189 (2004-09-01), Pearson et al.
patent: 6791846 (2004-09-01), Smith et al.
patent: 6822867 (2004-11-01), Hsieh
patent: 6853068 (2005-02-01), Djekic
patent: 6880243 (2005-04-01), Ireland
patent: 2002/0076522 (2002-06-01), Hsieh et al.
patent: 2002/0181205 (2002-12-01), Shia et al.
patent: 2003/0007326 (2003-01-01), Terhaar et al.
patent: 2003/0011997 (2003-01-01), Hsieh
patent: 2003/0019097 (2003-01-01), White
patent: 2003/0103332 (2003-06-01), Sopko et al.
patent: 2003/0103337 (2003-06-01), Dixon et al.
patent: 2004/0003496 (2004-01-01), Pearson et al.
patent: 2004/0131824 (2004-07-01), Hsieh et al.
patent: 2005/0007748 (2005-01-01), Callahan et al.
patent: 2005/0024840 (2005-02-01), Smith et al.
Hsieh George
Pearson Tom E.
Shia David
Clark S. V.
Intel Corporation
Schwabe Williamson & Wyatt P.C.
LandOfFree
Structural reinforcement for electronic substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structural reinforcement for electronic substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structural reinforcement for electronic substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3745124