Boots – shoes – and leggings
Patent
1988-03-03
1990-05-15
Shaw, Gareth D.
Boots, shoes, and leggings
36423223, 3642318, 36424341, G06F 940, G06F 900
Patent
active
049263234
ABSTRACT:
A streamlined instruction processor processes data in response to a program composed of prespecified instructions in pipeline cycles. The processor comprises an instruction fetch unit, including an instruction interface adapted for connection to an instruction memory and for fetching instructions from the instruction memory. The instruction fetch unit includes an instruction prefetch buffer coupled to the instruction interface for buffering a sequence of instructions supplied to the instruction interface. A branch target cache is coupled with the prefetch buffer for storing sets of instructions retrieved from a corresponding set of locations in the instruction memory, having sequential instruction addresses. The first instruction in each such set is a branch target instruction in the program.
In addition, an execution unit including a data interface adapted for connection to the data memory, executes the instructions in pipeline cycles. The execution unit includes a storage facility, coupled to the data interface, for storing data in a file of data locations identified by file addresses. The storage facility includes at least two read ports and one write port operable in response to file addresses. An addressing unit coupled to receive the instructions from the instruction register, supplies the file addresses to the read ports and the write port under program control. In addition, the addressing unit is operable in response to a stack pointer providing dynamic allocation of the file of data locations to processes within the program.
A memory management unit is coupled to the data interface. The memory management unit includes an address interface adapted for connection to the data memory and the instruction memory for supplying instruction addresses to the instruction memory and data addresses to the data memory, in a simple single access mode, a pipeline mode and a burst mode.
REFERENCES:
patent: 4179736 (1979-12-01), Wilhite
patent: 4392200 (1983-07-01), Arulpragasom et al.
patent: 4514660 (1986-06-01), Guenthner et al.
patent: 4583165 (1986-04-01), Rosenfeld
patent: 4594655 (1986-06-01), Hao et al.
patent: 4594659 (1986-06-01), Guenthner et al.
patent: 4695943 (1987-09-01), Keeley et al.
patent: 4734852 (1988-03-01), Johnson et al.
Geo. Radin, "The 801 Minicomputer," Computer Architecture News (U.S.A.), vol. 10, No. 2, pp. 39-47, Mar. 1982.
J. Hennessy et al., "Hardware/Software Tradeoffs for Increased Performance," Computer Architecture News (U.S.A.) vol. 10, No. 2, pp. 2-11, Mar. 1982.
D. A. Patterson et al., "A VLSI RISC," Computer (U.S.A.) vol. 15, No. 9, pp. 8-21, Sep. 1982.
D. E. Waldecker, et al., "Romp MMU Technology Introduction," IBMAT Personal Computer Technology, Form #SA23-1507, publ. 1986, pp. 44-47.
P. D. Hester et al., "The IBM RT PC Romp & Memory Management Unit Architecture," ibid., pp. 48-56.
D. E. Waldecker et al., "Romp MMU Implementation," ibid., pp. 57-65.
Baror Gigy
Case Brian W.
Fleck Rod G.
Freidin Philip M.
Gupta Smeeta
Advanced Micro Devices , Inc.
Kriess Kevin A.
Shaw Gareth D.
LandOfFree
Streamlined instruction processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Streamlined instruction processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Streamlined instruction processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-626385