Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2009-05-05
2011-12-27
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S010000
Reexamination Certificate
active
08086824
ABSTRACT:
A stream processing system includes a stream processing module coupled to a memory module and operable so as to fetch stream elements from the memory module, to process the stream elements fetched thereby, and to store processed stream elements in the memory module. The stream processing module includes a number (N) of stream processing units, and the memory module is configured with a number (N) of memory bank units each corresponding to a respective one of the stream processing units. The memory module is reconfigurable based on a desired inter-level configuration so that each of the memory bank units is configured to have a memory size sufficient to meet processing requirement of the respective one of the stream processing units.
REFERENCES:
Suh et al.; Dynamic Cache Partitioning for Simultaneous Multithreading Systems; Aug. 2001.
Iyer et al.; QoS Policies and Architecture for Cache/Memory in CMP Platforms; 2007.
Kim et al.; Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture; 2004.
Chen Liang-Gee
Chien Shao-Yi
Tsao You-Ming
Baker & McKenzie LLP
Chan Eddie P
Faherty Corey S
National Taiwan University
LandOfFree
Stream processing system having a reconfigurable memory module does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stream processing system having a reconfigurable memory module, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stream processing system having a reconfigurable memory module will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4313780