Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2008-01-04
2010-02-02
Dinh, Son (Department: 2824)
Static information storage and retrieval
Floating gate
Multiple values
C365S185010, C365S189011
Reexamination Certificate
active
07656706
ABSTRACT:
Systems and methods, including computer software products, can be used to update or modify data stored in a memory. One or more variables are represented with one or more cell values in a memory. Each variable is associated with one or more of the cell values. Multiple states of the one or more variables are defined, and each defined state of the one or more variables includes a current store value for each variable and at least one previous store value for the variable. One or more single cell values influence the current store value and previous store value of at least one variable.
REFERENCES:
patent: 6577530 (2003-06-01), Muranaka et al.
patent: 6794997 (2004-09-01), Sprouse
patent: 2002/0157059 (2002-10-01), Gregori et al.
patent: 2003/0018861 (2003-01-01), Micheloni et al.
patent: 2005/0111287 (2005-05-01), Du et al.
Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration (3 pages), Written Opinion of the International Searching Authority (4 pages), and International Search Report (3 pages) for International Application No. PCT/US2008/050313 mailed Jun. 10, 2008.
Notification of Transmittal of the International Search Report and the Written Opinion of the International Search Authority, or the Declaration (3 pages), Written Opinion of the International Searching Authority (4 pages), and International Search Report (3 pages) for International Application No. PCT/US2008/050311 mailed Jun. 10, 2008.
Notification Concerning Transmittal Of International Preliminary Report On Patentability (1 page); International Preliminary Report On Patentability (1 page); Written Opinion Of The International Searching Authority (4 pages); all mailed on Jul. 16, 2009 in PCT International Patent Application No. PCT/US2008/050313. (Total 6 pages).
Notification Concerning Transmittal Of International Preliminary Report On Patentability (1 page); International Preliminary Report On Patentability (1 page); Written Opinion Of The International Searching Authority (4 pages); all mailed on Jul. 16, 2009 in PCT International Patent Application No. PCT/US2008/050311. (Total 6 pages).
Anxiao (Andrew) Jiang, et al., “Floating Codes for Joint Information Storage in Write Asymmetric Memories,” Proc. IEEE International Symposium on Information Theory (ISIT), Jun. 2007, 5 pages.
Vasken Bohossian, et al., “Buffer Coding for Asymmetric Multi-Level Memory,” Proc. IEEE International Symposium on Information Theory (ISIT'07), Jun. 2007, 5 pages.
Anxiao (Andrew) Jiang, “On The Generalization of Error-Correcting WOM Codes,” Proc. IEEE International Symposium on Information Theory (ISIT'07), Jun. 2007, 5 pages.
Anxiao (Andrew) Jiang, et al., “Joint Coding for Flash Memory Storage,” submitted to IEEE International Symposium on Information Theory (ISIT'08), Jan. 2008, 9 pages.
Gerard D. Cohen, et al., “Linear Binary Code for Write-Once Memories,” IEEE Transactions on Information Theory, vol. IT-32, No. 5, Sep. 1986, pp. 697-700.
Amos Fiat, et al., “Generalized ‘Write-Once’ Memories,” IEEE Transactions on Information Theory, vol. IT-30, No. 3, May 1984, pp. 470-480.
Fang-Wei Fu, et al., “On the Capacity of Generalized Write-Once Memory with State Transitions Described by an Arbitrary Directed Acyclic Graph,” IEEE Transactions on Information Theory, vol. 45, No. 1, Jan. 1999, pp. 308-313.
Stefano Gregori, et al., “On-Chip Error Correcting Techniques for New-generation Flash Memories,” Proceedings of the IEEE, vol. 91, No. 4, Apr. 2003, pp. 602-616.
Chris Heegard, “On the Capacity of Permanent Memory,” IEEE Transactions on Information Theory, vol. IT-31, No. 1, Jan. 1985, pp. 34-42.
Alexander V. Kuznetsov, et al., “On the General Defective Channel with Informed Encoder and Capacities of Some Constrained Memories,” IEEE Transactions on Information Theory, vol. 40, No. 6, Nov. 1994, pp. 1866-1871.
Frans Merkx, “WOMcodes Constructed with Projective Geometries,” Traitement du Signal, vol. 1, No. 2-2, 1984, pp. 227-231.
Ronald L. Rivest, et al., “How to Reuse a ‘Write-Once’ Memory,” Information and Control, vol. 55, 1982, pp. 105-113.
J.K. Wolf, et al., “Coding for a Write-Once Memory,” At&T Bell Laboratories Technical Journal, vol. 63, No. 6, Jul.-Aug. 1984, pp. 1089-1112.
Fang-Wei Fu, et al., “On the Capacity and Error-Correcting Codes of Write-Efficient Memories,” IEEE Transactions on Information Theory, vol. 46, No. 7, Nov. 2000, pp. 2299-2314.
G. Zemor, et al., “Error-Correcting WOM-Codes,” IEEE Transactions on Information Theory, vol. 37, No. 3, May 1991, pp. 730-734.
G. Cohen, et al., Covering Codes, Chapter 5, Section 5.1, “Basic Facts About Linear Covering Codes,”, North-Holland, 1997, pp. 120-126, 128 and 141.
Bohossian Vasken Z.
Bruck Jehoshua
Jiang Anxiao
California Institute of Technology
Dinh Son
Fish & Richardson P.C.
Nguyen Nam
The Texas A&M University System
LandOfFree
Storing information in a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Storing information in a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Storing information in a memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4186165