Store buffer apparatus in a multiprocessor system

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

3649642, 3642434, G06F 1300, G06F 900, G06F 1516

Patent

active

052029727

ABSTRACT:
A multiprocessor computer system has a common master storage and data/instruction caches for each processor. Separate buffer storage units for each processor read data from the processor in parallel with the caches, but write data to the master storage sequentially, as directed by a controller for the master storage.

REFERENCES:
patent: 3735360 (1973-05-01), Anderson et al.
patent: 3845474 (1974-10-01), Lange et al.
patent: 3896419 (1975-07-01), Lange et al.
patent: 3938097 (1976-02-01), Niguette, III
patent: 3967247 (1976-06-01), Andersen
patent: 4164787 (1979-08-01), Aranguren
patent: 4298929 (1981-11-01), Capozzi
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 4394731 (1983-07-01), Flusche et al.
patent: 4399503 (1983-08-01), Hawley
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4443846 (1984-04-01), Adcock
patent: 4445174 (1984-04-01), Fletcher
patent: 4464712 (1984-08-01), Fletcher
patent: 4466059 (1984-08-01), Bastian et al.
patent: 4484267 (1984-11-01), Fletcher
patent: 4503497 (1985-03-01), Krygowski et al.
patent: 4520441 (1985-05-01), Bandoh et al.
patent: 4622631 (1986-11-01), Frank et al.
IBM Technical Disclosure Bulletin, Fletcher et al., vol. 25, No. 9, p. 4522 (Feb. 1983).
IBM Technical Disclosure Bulletin, Sparacio, vol. 21, No. 6, p. 2468 (Nov. 1978).
IBM Technical Disclosure Bulletin, Knight et al., vol. 27, No. 2, p. 1073 (Jul. 1984).
Ditzel et al., "Register Allocation For Free: The C Machine Stact Cache" Proc. AMC Symposium on Arch. Support of Programming Languages & Operating Systems, p. 48 (1982).
Badel et al., "Performance Evaluation of a Cache Memory For a Mini-Computer" Proc. 4th Inter. Symposium on Modelling & Performance Evaluation of Computers, p. 431 (1979).
A. Smith, "Characterizing the Storage Process & Its Effect on the Update of Main Memory by Write Through", J.ACM, vol. 26, No. 1, p. 6 (1979).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Store buffer apparatus in a multiprocessor system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Store buffer apparatus in a multiprocessor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Store buffer apparatus in a multiprocessor system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1161177

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.