Static information storage and retrieval – Powering – Conservation of power
Reexamination Certificate
2008-07-15
2008-07-15
Ho, Hoai V. (Department: 2827)
Static information storage and retrieval
Powering
Conservation of power
C365S154000
Reexamination Certificate
active
07400545
ABSTRACT:
A circuit and method efficiently powers a static storage element during a low voltage mode of operation. The static storage element is powered at a first voltage level in an active mode of the static storage element. The static storage element is powered in a low power mode using alternating first and second phases. Powering the static storage element during the first phases in the low power mode includes powering the static storage element at or below a second voltage level, wherein powering the static storage element during the second phases in the low power mode includes powering the static storage element at a higher voltage level than the second voltage level. In another form two modes of low power operation are used where a first mode uses a less power efficient operation than the second mode, but both are more power efficient than a normal power mode.
REFERENCES:
patent: 6075742 (2000-06-01), Youssef et al.
patent: 6597620 (2003-07-01), McMinn
patent: 6744301 (2004-06-01), Tschanz et al.
patent: 6925025 (2005-08-01), Deng et al.
patent: 6954397 (2005-10-01), Marshall
patent: 7020041 (2006-03-01), Somasekhar et al.
patent: 7237132 (2007-06-01), Lou
patent: 2001/0028591 (2001-10-01), Yamauchi
patent: 2003/0025930 (2003-02-01), Tateyama
patent: 2003/0061526 (2003-03-01), Hashimoto
patent: 2004/0201938 (2004-10-01), Watanabe et al.
patent: 2005/0047233 (2005-03-01), Deng
patent: 2005/0068015 (2005-03-01), Hazucha et al.
patent: 2005/0094474 (2005-05-01), Deng et al.
patent: 2005/0128789 (2005-06-01), Houston
patent: 2005/0219776 (2005-10-01), Yamashita
Sakurai, Takayasu; “Perspectives on Power-Aware Electronics”; 2003 IEEE International Solid-State Circuits Conference; 2003; 16 pgs.; IEEE.
Tschanz, James et al.; “Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors”; IEEE Journal of Solis-State Circuits; Nov. 2003; pp. 1838-1845; vol. 38, No. 11; IEEE.
Moyer William C.
Ramaraju Ravindraraj
Dolezal David G.
Freescale Semiconductor Inc.
Ho Hoai V.
King Robert L.
Tran Anthan T
LandOfFree
Storage circuit with efficient sleep mode and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Storage circuit with efficient sleep mode and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Storage circuit with efficient sleep mode and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2777906