Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Current driver
Patent
1993-11-24
1996-06-25
Cunningham, Terry
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Current driver
327313, 327328, 327378, 327389, 327432, 327490, 327478, 327543, 327108, H03K 508, H03K 1760
Patent
active
055303862
ABSTRACT:
A storage charge reduction circuit for reducing the storage charge of a first bipolar transistor. The circuit includes a second field effect transistor connectable between the base of the first bipolar transistor and ground for conducting a compensation current from the base of the first bipolar transistor to ground. A third bipolar transistor is connected in series with a first resistor for conducting a first current from a first voltage supply through the first resistor to ground. Current mirror circuitry sets the gate-source voltage of the second field effect transistor so that the compensation current is proportional to the first current. The first current and the compensation current increase when temperature increases. In a preferred embodiment, the storage charge reduction circuit is used in a transmission line driver. The driver includes an output bipolar transistor connectable between the transmission line and ground for conducting current from the transmission line to ground. An input stage charges and discharges the base of the output bipolar transistor. The storage charge reduction stage conducts a compensation current from the base of the output bipolar transistor to ground to reduce the storage charge of a first bipolar transistor.
REFERENCES:
patent: 3333113 (1967-07-01), Cole et al.
patent: 4254501 (1981-03-01), Griffith et al.
patent: 4385394 (1983-05-01), Pace
patent: 4393494 (1983-07-01), Belforte et al.
patent: 4507573 (1985-03-01), Nagano
patent: 4553044 (1985-11-01), Bittner
patent: 4581542 (1986-04-01), Steigerwald
patent: 4647912 (1987-03-01), Bates et al.
patent: 4656414 (1987-04-01), Morud
patent: 4665547 (1987-05-01), Tuhy, Jr.
patent: 4751404 (1988-06-01), Yuen
patent: 4799224 (1989-01-01), Bottacchi et al.
patent: 4825402 (1989-04-01), Jalali
patent: 4855622 (1989-08-01), Johnson
patent: 4912347 (1990-03-01), Morris
patent: 4929941 (1990-05-01), Lecocq
patent: 4972106 (1990-11-01), Ruijs
patent: 4980579 (1990-12-01), McDonald et al.
patent: 5015888 (1991-05-01), Ovens
patent: 5017813 (1991-05-01), Galbraith et al.
patent: 5019728 (1991-05-01), Sanwo et al.
patent: 5023487 (1991-06-01), Wellheuser et al.
patent: 5023488 (1991-06-01), Gunning
patent: 5034632 (1991-07-01), Jansson et al.
patent: 5038053 (1991-08-01), Djenguerian et al.
patent: 5041743 (1991-08-01), Matsumoto
patent: 5144169 (1992-09-01), Hirabayashi et al.
patent: 5235222 (1993-08-01), Kondoh et al.
patent: 5300837 (1994-04-01), Fischer
Paul R. Gray and Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits", 1977, pp. 254-261.
Kuo James R.
Zheng Shurong
Cunningham Terry
National Semiconductor Corporation
LandOfFree
Storage charge reduction circuit for bipolar input/output device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Storage charge reduction circuit for bipolar input/output device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Storage charge reduction circuit for bipolar input/output device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2192155