Storage addressing error detection circuitry

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

3642653, 3642467, 3649691, G06F 1200

Patent

active

049031945

ABSTRACT:
Storage addressing error detection circuitry detects addressing errors in a computer system during data transfers between an I/O unit and main storage where main storage has logical boundaries which if crossed can cause destruction of data. The central processing unit (CPU) of the computer system furnishes the I/O unit the starting address for the data transfer and thereafter the I/O unit furnishes addresses for completion of the data transfer. The starting address contains a hash value related to the logical boundaries. Each time the I/O unit presents an address with a hash value for a data transfer another hash value is generated from the remainder of the address passed by the I/O unit. If the two hash values do not compare equal, a logical boundary in main storage would be crossed and to prevent such an occurrence the storage operation is inhibited and an error signal is sent to the I/O unit which then terminates the data transfer. A write to a read only storage area is also detected as a storage addressing error. A write hash is a read hash inverted. The read hash would not compare equal to the write hash and an error signal would be generated and sent to the I/O unit if the I/O unit were attempting to write into a read only storage area.

REFERENCES:
patent: 3970999 (1976-07-01), Elward
patent: 4340933 (1982-07-01), Miu et al.
patent: 4524427 (1985-06-01), Vidalin et al.
patent: 4545016 (1983-01-01), Berger
patent: 4742447 (1988-05-01), Duvall et al.
patent: 4747044 (1988-05-01), Schmidt et al.
patent: 4750177 (1988-06-01), Hendrie et al.
patent: 4751703 (1988-06-01), Picon et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Storage addressing error detection circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Storage addressing error detection circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Storage addressing error detection circuitry will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1621007

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.